Cisco logo

ASIC DFT DV Technical Leader

Cisco

Hybrid
San Jose, CA
Full-time
Senior
6+ yrs
$187k–$308kPosted 16m ago

Real job — pulled straight from Cisco’s careers page · Verified October 18, 2026 · No reposts.

Job description

Cisco is hiring a ASIC DFT DV Technical Leader — a full-time, based in San Jose, CA role ($187k–$308k). Apply directly on Cisco's careers page below.

ASIC DFT DV Technical Leader (Hybrid)

Location: San Jose, California, US

Remote Type: Hybrid

Time Type: Full time

Job Description

The application window is expected to close on: 11/12/2026

This is a hybrid role with three days per week at Cisco’s San Jose location


Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design

Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows. Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.


You will be in the Silicon One development organization as a DFT Verification Lead in San Jose, CA. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification. The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship. 

 


Minimum Qualifications

·Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience

· Prior experience in test planning based on complex design specification.

· Prior experience in testbench development using System Verilog.

· Experience debugging using DVE/Verdi.

· Experience with TCL, Python or Perl.

 

Preferred Qualifications

· UVM and advanced System Verilog knowledge.

· Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.

 

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$186,900.00 - $307,800.00

Non-Metro New York state & Washington state:

$166,300.00 - $274,100.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Get ASIC DFT DV Technical Leader jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Cisco logo

ASIC DFT DV Engineer

Bangalore, India
✓ From careers page· 14m ago
Cisco logo

ASIC Design Engineer (Intern)

$44k–$185kSan Jose, CA
✓ From careers page· 14m ago
Cisco logo

ASIC DFT Engineer

$155k–$256kSan Jose, CA
✓ From careers page· 16m ago
Cisco logo

ASIC Design Verification Engineer

$168k–$282kSan Jose, CA
✓ From careers page· 16m ago

Frequently asked questions

What is the salary for ASIC DFT DV Technical Leader at Cisco?

The estimated salary range for ASIC DFT DV Technical Leader at Cisco is $187,000 - $308,000 USD per year.

What skills are required for ASIC DFT DV Technical Leader at Cisco?

The required skills for ASIC DFT DV Technical Leader at Cisco include: SystemVerilog, Python, Perl.

What is the seniority level for ASIC DFT DV Technical Leader at Cisco?

ASIC DFT DV Technical Leader at Cisco is a Senior level position.

How do I apply for ASIC DFT DV Technical Leader at Cisco?

You can view the full description and apply for ASIC DFT DV Technical Leader at Cisco on EchoJobs: https://echojobs.io/job/cisco-asic-dft-dv-technical-leader-hybrid-adwn1.