Real job — pulled straight from Terac’s careers page · Verified November 2, 2026 · No reposts.
Job description
Terac is hiring a Hardware Engineer, RTL Implementation and Evaluation Workflows — a contract, remote role ($306k–$306k). Apply directly on Terac's careers page below.
Hardware Engineers: RTL Implementation and Evaluation Workflows
Department: Participant Recruitment
Location: United States
Employment Type: Contract
What We're Researching
We're running a paid study on modern hardware description workflows and RTL implementation. Our goal is to understand how engineers approach automated evaluation and design verification in complex systems. This research feeds directly into improving tooling and methodologies for hardware development.
How It Works
You will participate in a remote interview to walk us through your typical hardware design process. We will ask you to review specific RTL implementation scenarios and discuss your approach to automated evaluation. You will share your screen to demonstrate how you handle hardware description workflows in practice. The session concludes with a discussion on the challenges you face with current verification tools.
Who This Is For
We are looking for experienced hardware engineers who specialize in RTL design and implementation. We welcome ASIC designers, FPGA engineers, hardware verification specialists, and system-on-chip (SoC) architects. You should have hands-on experience with hardware description languages and automated evaluation frameworks.
What You'll Do
Walk us through your approach to RTL implementation and hardware description
Review and react to specific automated evaluation scenarios
Describe a recent time you tackled a complex hardware verification challenge
Provide feedback on current workflows and tooling gaps
Who Should Apply
Professional experience in hardware engineering or RTL design
Hands-on background with hardware description languages (Verilog, VHDL, or SystemVerilog)
Familiarity with automated evaluation and verification workflows
Comfortable discussing technical design choices in a remote interview
Compensation
$147 per hour
Ready to participate?
Start your paid interview now
About Terac
Terac is building the world's largest pool of vetted human experts for AI. Researchers, AI labs, and product teams use Terac to recruit, screen, and pay study participants across industries, languages, and skill sets.
Learn more at terac.com or on YouTube at @jointerac.
Get Hardware Engineer, RTL Implementation and Evaluation Workflows jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs
Frequently asked questions
What is the salary for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac?
The estimated salary range for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac is $306,000 - $306,000 USD per year.
Is Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac a remote job?
Yes, Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac is a remote position. This role is open to remote candidates.
What skills are required for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac?
The required skills for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac include: Verilog, VHDL, SystemVerilog, FPGA.
What is the seniority level for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac?
Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac is a Mid Level level position.
How do I apply for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac?
You can view the full description and apply for Hardware Engineer, RTL Implementation and Evaluation Workflows at Terac on EchoJobs: https://echojobs.io/job/terac-hardware-engineers-rtl-implementation-and-evaluation-workflows-kq9u5.