Synopsys logo

Synthesis/Timing SOC Engineer

Synopsys

On-site
Ho Chi Minh City, Viet Nam
Full-time
Mid Level
2+ yrs
Salary not listedPosted 1w ago

Real job — pulled straight from Synopsys’s careers page · Verified September 17, 2026 · No reposts.

Job description

Synopsys is hiring a Synthesis/Timing SOC Engineer — a full-time, based in Ho Chi Minh City, Viet Nam role. Apply directly on Synopsys's careers page below.

Soc Engineer (synthesis/timing) -18607

Location: Ho Chi Minh, Viet Nam

We’re looking for SOC engineers working on ASIC/SOC projects, at Synopsys Ho Chi Minh City, District 7.

Responsibilities and Duties

  • Synthesis
  • LEC
  • LDRC
  • GCA
  • STA
  • PTPX

Responsible for the development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team. Contributes to both turnkey projects and as a trusted advisor to customer design. Develop innovative solutions to problems with little guidance and implement them independently. Set task-level goals and consistently meet schedules. Works with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.

Qualifications

  • 2 - 4 years of related experience.
  • Good of ASIC/SOC design, synthesis, timing closure.
  • Familiar with Synthesis, LEC, STA flow.
  • It’s a plus if you have experience in low-power, high-performance design, advanced nodes under 12nm.
  • Knowledge of RTL, DFT, LDRC, GCA, VCLP, PTPX, IREM is advantageous.
  • Familiar with scripting languages, such as TCL, Perl, Python.
  • Good English/communication skills and willingness to work with customer.
  • BS or MS with an EE or related major

Get Synthesis/Timing SOC Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Capital One logo

Manager, Cyber Security, Cyber Fraud Intelligence

$179k–$225kMcLean, VA
✓ From careers page· 5h ago
BAE Systems logo

FPGA Design Lead

$150k–$254kNashua, NH
✓ From careers page· 8h ago
BAE Systems logo

FPGA Design Engineer

$97k–$165kNashua, NH
✓ From careers page· 8h ago
Renesas Electronics logo

Verification Engineer, Analog Mixed-Signal

Kodaira, JP
✓ From careers page· 9h ago

Frequently asked questions

What skills are required for Synthesis/Timing SOC Engineer at Synopsys?

The required skills for Synthesis/Timing SOC Engineer at Synopsys include: Perl, Python.

What is the seniority level for Synthesis/Timing SOC Engineer at Synopsys?

Synthesis/Timing SOC Engineer at Synopsys is a Mid Level level position.

How do I apply for Synthesis/Timing SOC Engineer at Synopsys?

You can view the full description and apply for Synthesis/Timing SOC Engineer at Synopsys on EchoJobs: https://echojobs.io/job/synopsys-soc-engineer-synthesis-timing-18607-04z2m.