IP Design Technical Lead/ Staff ASIC RTL Design Engineer

Location: Bengaluru, India

Synopsys is at the heart of all the advanced silicon design, we supply the essential tools and intellectual properties to enable the semiconductor design, verification, and production. We’re powering all state-of-the-art design market with the world’s most advanced technologies for chip design and software security. 

LPDDR PHY IP is a staple of the mixed-signal IP market, and Synopsys is the leading provider of LPDDR PHY IP products. All current and next-generation technologies are being developed by the LPDDR PHY IP team, both digital and analog components, complement each other in creating a high-performance, high-bandwidth, low-latency and low-power products.

We are looking for Staff ASIC Digital Verification Engineer to join Synopsys LPDDR PHY IP team to innovate and develop the latest world-class market-leading DesignWare LPDDR PHY IP solution. Be part of a global diverse team that pushes boundaries on LPDDR PHY IP development and solution, your passion and expertise will shape the next generation of product innovation, performance, and efficiency.

Job Description

• Defining and tracking Verification test plans

• Designing and writing constrained-random SystemVerilog testbenches using UVM

• Writing SystemVerilog assertions

• Writing functional coverage

• Debugging RTL and GLS failures

• Code coverage Analysis

• Providing mentoring and guidance to less experienced team members

Required Skills

• BSEE in EE with 5+ years of industry experience

• Digital verification in UVM environment Formal Verification is a plus

• Understanding of memory and memory PHY architecture

• Knowledge of DFI, Memory Controller or Memory Subsystem

• Verilog, System Verilog and Perl/Python scripting skills

• Debugging skills 

• Demonstrates good communication and problem-solving skills

• Understanding of high-speed interface protocols is a plus