Synopsys logo

Senior Staff ASIC Digital Design Engineer

Synopsys

On-site
Moreira Da Maia, Portugal
Full-time
Senior
Staff
Salary not listedPosted 1h ago

Real job — pulled straight from Synopsys’s careers page · Verified September 10, 2026 · No reposts.

Job description

Synopsys is hiring a Senior Staff ASIC Digital Design Engineer — a full-time, based in Moreira Da Maia, Portugal role. Apply directly on Synopsys's careers page below.

ASIC Digital Design, Sr Staff Engineer

Location: Moreira Da Maia, Portugal

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a highly skilled Verification Engineer with significant experience in ASIC digital verification and a deep understanding of HBM protocols. You thrive in complex problem-solving environments and are adept at working with sophisticated verification methodologies. You have a knack for identifying and addressing verification challenges, ensuring the delivery of high-quality, reliable products. Your collaborative spirit and excellent communication skills enable you to work effectively with cross-functional teams, driving project success through innovation and technical excellence.

You possess a strong foundation in digital design and verification, along with substantial experience in creating and executing verification plans. Your expertise in SystemVerilog, UVM, and other verification tools is complemented by your ability to mentor and guide junior engineers. You are proactive, detail-oriented, and committed to continuous learning and improvement, always staying abreast of the latest industry trends and technologies.

What You’ll Be Doing:

  • Developing and executing comprehensive verification plans for ASIC designs.
  • Creating and maintaining testbenches using SystemVerilog and UVM methodologies.
  • Collaborating with design and architecture teams to understand design specifications and requirements.
  • Identifying, isolating, and debugging issues in complex ASIC designs.
  • Implementing and optimizing verification environments and test suites.
  • Reviewing and providing feedback on design and verification documentation.
  • Mentoring and guiding junior verification engineers.

The Impact You Will Have:

  • Ensuring the reliability and performance of Synopsys' high-performance silicon chips.
  • Contributing to the successful delivery of cutting-edge technology solutions.
  • Enhancing the efficiency and effectiveness of the verification process.
  • Driving innovation and excellence within the verification team.
  • Improving overall product quality and customer satisfaction.
  • Fostering a culture of continuous improvement and technical growth.

What You’ll Need:

  • Extensive experience in ASIC digital verification, particularly with HBM protocols.
  • Proficiency in SystemVerilog, UVM, and other verification tools and methodologies.
  • Strong understanding of digital design principles and verification processes.
  • Experience with simulation tools and debugging techniques.
  • Excellent problem-solving skills and attention to detail.

Who You Are:

  • A proactive and self-motivated individual with a passion for technology.
  • An effective communicator with strong interpersonal skills.
  • A collaborative team player who thrives in a dynamic work environment.
  • A mentor and leader who can guide and inspire junior engineers.
  • A continuous learner who stays updated with industry trends and advancements.

The Team You’ll Be A Part Of:

You will be part of our dynamic and innovative ASIC Digital Design team, focusing on the verification of high-performance silicon chips. Our team is dedicated to delivering top-notch products through rigorous verification processes and collaborative problem-solving. We work closely with design and architecture teams to ensure our solutions meet the highest standards of quality and reliability.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.

Get Senior Staff ASIC Digital Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Synopsys logo

Director Applications Engineering

Sunnyvale, CA
✓ From careers page· 1h ago
Synopsys logo

Field Application Engineer, Verification

Bengaluru, India
✓ From careers page· 1h ago
Synopsys logo

Applications Engineering Staff Engineer

Hsinchu, Taiwan
✓ From careers page· 1h ago
Synopsys logo

Senior Staff Applications Engineer

Seongnam-si, Korea, Republic of
✓ From careers page· 1h ago

Frequently asked questions

What skills are required for Senior Staff ASIC Digital Design Engineer at Synopsys?

The required skills for Senior Staff ASIC Digital Design Engineer at Synopsys include: SystemVerilog.

What is the seniority level for Senior Staff ASIC Digital Design Engineer at Synopsys?

Senior Staff ASIC Digital Design Engineer at Synopsys is a Senior / Staff level position.

How do I apply for Senior Staff ASIC Digital Design Engineer at Synopsys?

You can view the full description and apply for Senior Staff ASIC Digital Design Engineer at Synopsys on EchoJobs: https://echojobs.io/job/synopsys-asic-digital-design-sr-staff-engineer-ekg2f.