Silicon Labs logo

Design Verification Engineer

Silicon Labs

Hybrid
Singapore
Full-time
Mid Level
Senior
5+ yrs
Salary not listedPosted 9h ago

Real job — pulled straight from Silicon Labs’s careers page · Verified September 29, 2026 · No reposts.

Job description

Silicon Labs is hiring a Design Verification Engineer — a full-time, based in Singapore role. Apply directly on Silicon Labs's careers page below.

Design Verification Engineer II

Location: Singapore

Time Type: Full time

Job Description

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

About the team

The IoT Digital Design team is a state-of-art IC design team focused on producing world class Wireless MCU SoCs. The architecture specification, design, verification, emulation, and implementation of the Wireless MCU SoCs is the responsibility of the IoT Digital team. These SoCs include an embedded CPU system with analog and digital peripherals, advanced security, advanced power management, and best in class radios to support a wide range of wireless IoT applications and standards. We strive to provide best in class technology solutions through innovation in custom RISC-V Cores and AI/ML components. 


Responsibilities

  • Develop and execute verification plans for SoC/IP blocks and mixed-signal designs.
  • Build and maintain SystemVerilog/UVM-based testbenches.
  • Create directed and constrained-random test cases.
  • Drive functional coverage closure, assertions, and regression analysis.
  • Debug RTL and verification failures across simulation/emulation environments.

Collaborate closely with:

  • RTL designers
  • architecture teams
  • firmware/software teams
  • validation engineers
  • Improve verification methodologies, automation, and CI flows.
  • Support pre-silicon and occasionally post-silicon debug activities.
  • Mentor junior engineers and contribute to verification strategy.

Qualifications/Skills you'll need:

  • BS/MS in Electrical or Computer Engineering
  • 5–10+ years of verification experience

Experience with:

  • Wireless SoCs
  • MCU subsystems
  • AMBA/AXI/APB protocols
  • embedded systems
  • low-power IoT silicon

Technical Knowledge and Skill Requirements

  • SystemVerilog
  • UVM/OVM
  • RTL and GLS simulation/debug
  • Functional coverage
  • Assertions (SVA)
  • Python/Perl/TCL scripting
  • SoC/IP verification
  • Low-power verification concepts
  • CDC/RDC verification
  • Mixed signal / AMS verification 

Benefits & Perks:

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Medical and dental insurance coverage including spouse and child(ren)
  • Bi yearly health screening and flu vaccination
  • Office location is above Tai Seng MRT station

#LI-Hybrid

#LI-DK1

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

Get Design Verification Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Samsung Semiconductor logo

Senior Engineer, PLL Design

$138k–$206kSan Jose, CA
✓ From careers page· 5h ago
Astera Labs logo

Tech Lead Engineer, Design Verification

$176k–$195kSan Jose, CA
✓ From careers page· 8h ago
Astera Labs logo

Senior Design Verification Engineer

$149k–$165kSan Jose, CA
✓ From careers page· 8h ago
Astera Labs logo

Principal Verification Engineer

$185k–$230kSan Jose, CA
✓ From careers page· 8h ago

Frequently asked questions

What skills are required for Design Verification Engineer at Silicon Labs?

The required skills for Design Verification Engineer at Silicon Labs include: SystemVerilog, Embedded Systems, Python, Perl.

What is the seniority level for Design Verification Engineer at Silicon Labs?

Design Verification Engineer at Silicon Labs is a Mid Level / Senior level position.

How do I apply for Design Verification Engineer at Silicon Labs?

You can view the full description and apply for Design Verification Engineer at Silicon Labs on EchoJobs: https://echojobs.io/job/silicon-labs-design-verification-engineer-ii-582zg.