We are seeking a highly motivated DSP/NPU ML Modeling Engineer to join our team in developing and optimizing DSP algorithms for cutting-edge ML applications. New Headcount

This role is deeply into modeling architecture/micro-architecture of the Qualcomm DSP ML coprocessor and analyzing performance of the target applications on the processors, which include developing performance simulator model, correlating the performance model to RTL model, analyzing workload, defining ISA and features, and so on.

The responsibility requires very good understanding to computer architecture/micro-architecture, system architecture, and memory architecture along with proficient software development skills.

Key Responsibilities

• Develop and maintain DSP/NSP models for simulation and performance analysis.
• Collaborate with architecture and design teams to evaluate processor features and trade-offs.
• Implement and optimize DSP ML algorithms in C/C++ and assembly language.
• Analyze floating-point and fixed-point performance and accuracy.
• Support verification and validation of DSP implementations.
• Evaluates all aspects of the design process from instruction set architecture to implementation.
• Identifies and models new custom instructions set which is needed to achieve top-notch results in machine learning applications.
• Applies high-performance microprocessor design concepts including multi-core, multi-threaded, out-of-order, cache memory, high-speed ALU, and advanced low power design.

Preferred Qualifications

• Master's or PhD degree in Electrical Engineering, Computer Science, Computer Engineering, or related field. 
• Strong proficiency in C/C++ and assembly language.
• Solid understanding of processor architecture, including pipelines, caches, and instruction sets.
• Experience with floating-point arithmetic and numerical analysis.
• Excellent problem-solving and communication skills.
• Exposure to compiler optimization techniques.
• Prior experience in embedded systems or hardware/software co-design.