Qualcomm logo

Senior Staff Design Verification Engineer

Qualcomm

On-site
Toronto, ON
Full-time
Senior
Staff
6+ yrs
Salary not listedPosted 21m ago

Real job — pulled straight from Qualcomm’s careers page · Verified September 16, 2026 · No reposts.

Job description

Qualcomm is hiring a Senior Staff Design Verification Engineer — a full-time, based in Toronto, ON role. Apply directly on Qualcomm's careers page below.

Design Verification Engineer, Senior Staff

Location: Toronto, Ontario, Canada

Department: ASICS Engineering

Work Location: onsite


Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. Replacement Position

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

About the Role

We are seeking a Senior Staff Design Verification Engineer to lead verification architecture and execution for DSP products, high-speed SerDes integration, full-chip SoC verification, and pre-silicon ATE functional test validation. This role will drive verification closure from test planning and UVM environment development through production-oriented ATE vector signoff and post-silicon bring-up support.

What You'll Do

  • Architect, develop, and maintain scalable SystemVerilog/UVM verification environments for DSP products, SerDes subsystems, SoC interconnects, and full-chip integration.
  • Lead verification of DSP functionality, datapaths, control logic, configuration, performance modes, error handling, and system-level integration.
  • Verify SerDes integration, including calibration flows, CDR/PLL control, equalization, lane configuration, deskew, loopback, and digital interface behavior.
  • Own SoC-level verification planning and closure for reset/boot flows, clocking, power states, interrupts, CDC/RDC, register access, and high-speed datapaths.
  • Lead ATE functional test development across DSP, SerDes, SoC, and related hardware subsystems, including simulation, debug, qualification, and production vector signoff.
  • Partner with Design, DFT, Firmware, Silicon Validation, Product Engineering, and ATE teams to transition test content from simulation to silicon and production environments.
  • Drive metric-based verification closure across functional coverage, code coverage, assertions, and regression results.
  • Debug complex multi-clock, multi-power-domain, RTL, testbench, firmware, and system integration issues.
  • Provide technical leadership, mentor engineers, and improve regression efficiency, automation, and debug methodologies.

What You'll Need:

  • 10+ years of ASIC/SoC design verification experience.
  • Strong hands-on expertise with SystemVerilog and UVM, including testbench architecture, sequences, agents, monitors, scoreboards, checkers, and coverage development.
  • Experience verifying DSP products, complex SoC subsystems, full-chip integration, and high-speed interfaces.
  • Strong understanding of SerDes digital integration, including PMA/PCS interfaces, calibration, training, equalization, clocking, resets, and lane management.
  • Experience developing or validating functional test content for ATE, production test, silicon bring-up, or post-silicon validation.
  • Proficiency with industry-standard simulation, debug, and coverage tools such as VCS/Verdi, Xcelium, or Questa.
  • Strong scripting and automation skills using Python, Perl, Bash, Make, or similar tools.
  • Proven ability to lead technical execution across cross-functional and geographically distributed teams.

Preferred Qualifications

  • Experience with DSP architectures, signal-processing datapaths, communications products, or high-throughput data processing blocks.
  • Knowledge of high-speed protocols such as PCIe, CXL, Ethernet, or custom multi-gigabit PHYs.
  • Experience correlating pre-silicon simulation results with post-silicon lab validation or ATE fallout.
  • Familiarity with UPF-based power-aware simulation and formal/property verification using SVA or JasperGold.
  • Experience improving regression infrastructure, failure triage, and automated debug workflows.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Get Senior Staff Design Verification Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Qualcomm logo

Staff ASIC Verification Engineer

$130k–$180kMarkham, Ontario
✓ From careers page· 20m ago
Qualcomm logo

Product Security Engineer, Senior

Cork, Ireland
✓ From careers page· 20m ago
Qualcomm logo

Senior Staff Security Engineer

$187k–$281kSan Diego, CA
✓ From careers page· 20m ago
Qualcomm logo

GPU Design Integration Engineer

$195k–$293kSan Diego, CA
✓ From careers page· 20m ago

Frequently asked questions

What skills are required for Senior Staff Design Verification Engineer at Qualcomm?

The required skills for Senior Staff Design Verification Engineer at Qualcomm include: SystemVerilog, Python, Perl, Bash, PCIe, Ethernet.

What is the seniority level for Senior Staff Design Verification Engineer at Qualcomm?

Senior Staff Design Verification Engineer at Qualcomm is a Senior / Staff level position.

How do I apply for Senior Staff Design Verification Engineer at Qualcomm?

You can view the full description and apply for Senior Staff Design Verification Engineer at Qualcomm on EchoJobs: https://echojobs.io/job/qualcomm-design-verification-engineer-senior-staff-2rnpw.