Cambridge is Qualcomm's largest office in the UK, with about 400 team members including engineers, business strategists and support staff. From an engineering perspective, we have teams focussing on: RF and PMU analog design, digital design & verification, digital physical design, embedded software, packaging and post-silicon validation. Target products include: high performance CPUs and GPUs, ultra-low power IoT devices, and wearables such as smart glasses, smart watches and earbuds.

About the Role

We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices. As a CPU Micro-architecture and RTL Design Engineer, you will work with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life-cycle.

*Please note this role will require 5 days per week onsite in our Cambridge office*

What will you be doing?

• Performance exploration. Explore high performance strategies working with the CPU modelling team.
• Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification.
• RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals.
• Functional verification support. Help the design verification team execute on the functional verification strategy.
• Performance verification support. Help verify that the RTL design meets the performance goals.
• Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.

What are we looking for?

• Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating point execution, load/store execution, prefetching, cache and memory subsystems
• Knowledge of Verilog and/or VHDL. Experience with simulators and waveform debugging tools
• Knowledge of logic design principles along with timing and power implications
• Understanding of low power microarchitecture techniques
• Understanding of high performance techniques and trade-offs in a CPU microarchitecture
• Experience using a scripting language such as Perl or Python

What's on Offer

Apart from working in an open, relaxed and collaborative space, you will enjoy:

• Salary, stock and performance related bonus
• Maternity/Paternity Leave
• Employee stock purchase scheme
• Matching pension scheme
• Education Assistance
• Relocation and immigration support
• Life, Medical, Income and Travel Insurance
• Subsidised gym membership
• Bicycle purchase scheme