Qualcomm logo

ASIC Design Verification Engineer

Qualcomm

On-site
Hsinchu City, Taiwan
Full-time
Principal
Manager
7+ yrs
Salary not listedPosted 4w ago

Real job — pulled straight from Qualcomm’s careers page · Verified July 18, 2026 · No reposts.

Job description

Qualcomm is hiring a ASIC Design Verification Engineer — a full-time, based in Hsinchu City, Taiwan role. Apply directly on Qualcomm's careers page below.

ASIC DV Engineer, Principal/Mgr

Location: Hsinchu City, Taiwan

Department: ASICS Engineering

Work Location: onsite


Company:

Qualcomm Semiconductor Limited

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Education:

MS in EE.

Experience:

10 to 15+ years ASIC design/verification experience. Experience in merchant silicon or switching ASIC (e.g., Broadcom/Marvell/Realtek/MTK networking chips) is highly desirable.

Requirements:

  • Deep expertise in ASIC development, especially switch verification using System Verilog / UVM, SVA and Coverage-driven methodology, Emulation / FPGA validation
  • Deep expertise in Ethernet switch architecture, including:
    • Forwarding pipelines (L2/L3, ACLs, tunneling)
    • Traffic management (QoS, scheduling, shaping)
    • High-performance packet processing and scaling strategies
  • Strong leadership and cross-functional influence capability
  • Strong debugging and system-level problem-solving skills
  • Excellent teamwork, interpersonal and communication skills.
  • Fluent in Chinese and English both verbal and written.
  • Ability to work in stressful situations with tight schedules to meet.

Description of Function & Responsibility

  • Drive architecture definition and technical strategy for next-generation Ethernet switch ASICs, enabling scalable, high-performance networking solutions.
  • Define verification architecture for Ethernet switch ASICs from Module level, Subsystem level to System level
  • Drive cross-functional alignment with HW, SW, and Product teams on networking features and performance verification
  • Drive schedule alignment and ensure on-schedule execution with Arch and Design Team
  • Mentor senior technical leaders and influence organization-wide engineering direction

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Get ASIC Design Verification Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
CERN logo

CERN

New

Digital ASIC Designer

Geneva, CH
✓ From careers page· 2h ago
Micron Technology logo

Design Validation Engineer

Singapore
✓ From careers page· 4h ago
Micron Technology logo

Digital Design Engineer, HBM

Richardson, TX
✓ From careers page· 4h ago
Micron Technology logo

Senior Design Verification Engineer

Jalisco, Mexico
✓ From careers page· 4h ago

Frequently asked questions

What skills are required for ASIC Design Verification Engineer at Qualcomm?

The required skills for ASIC Design Verification Engineer at Qualcomm include: SystemVerilog, FPGA, Ethernet.

What is the seniority level for ASIC Design Verification Engineer at Qualcomm?

ASIC Design Verification Engineer at Qualcomm is a Principal / Manager level position.

How do I apply for ASIC Design Verification Engineer at Qualcomm?

You can view the full description and apply for ASIC Design Verification Engineer at Qualcomm on EchoJobs: https://echojobs.io/job/qualcomm-asic-dv-engineer-principal-mgr-j13md.