NXP Semiconductors logo

Senior Verification Engineer

NXP Semiconductors

On-site
Hyderabad
Full-time
Senior
Staff
Salary not listedPosted 2mo ago

Real job — pulled straight from NXP Semiconductors’s careers page · Verified September 7, 2026 · No reposts.

Job description

NXP Semiconductors is hiring a Senior Verification Engineer — a full-time, based in Hyderabad role. Apply directly on NXP Semiconductors's careers page below.

Senior/Principal verification Engineer

Location: Hyderabad

Time Type: Full time

Job Description

Verification Planning & Execution

  • Define comprehensive verification strategies and verification plans based on architecture and design specifications.
  • Develop and execute block-level, subsystem-level, and SoC-level verification environments.
  • Drive verification closure through functional, code, assertion, and toggle coverage metrics.
  • Create test plans, verification testcases, and sign-off criteria.

Testbench Development

  • Architect and develop scalable SystemVerilog/UVM-based verification environments.
  • Design reusable Verification Components (UVCs), scoreboards, checkers, monitors, and reference models.
  • Develop constrained-random, directed, and scenario-based tests.
  • Integrate third-party VIPs and custom verification IPs.

Assertion & Formal Verification

  • Develop SystemVerilog Assertions (SVA) for protocol and functional checking.
  • Utilize assertion-based verification techniques to improve bug detection efficiency.
  • Collaborate with formal verification teams for property development and closure.

Debug & Root Cause Analysis

  • Analyze simulation failures and identify RTL, testbench, or architectural issues.
  • Work closely with design and architecture teams to resolve functional and performance-related bugs.
  • Lead complex debug activities across multiple IPs and subsystems.

Coverage & Sign-Off

  • Define and track functional coverage models.
  • Drive functional, code, assertion, and cross-coverage closure.
  • Review verification metrics and provide sign-off recommendations.
  • Ensure compliance with overall project verification and quality goals.

SoC Verification

  • Lead end-to-end verification of large SoCs including:
    • Interconnect and fabric verification
    • Cache coherency verification
    • Memory subsystem verification
    • Boot and reset validation
    • Low-power verification
    • Performance and stress testing

Leadership & Mentoring

  • Provide technical leadership to verification teams.
  • Mentor junior and senior engineers on UVM, verification methodologies, and debug techniques.
  • Participate in hiring, technical interviews, and project planning.
  • Drive best practices and verification process improvements.


More information about NXP in India...

#LI-2734

Get Senior Verification Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
BAE Systems logo

Electrical Engineering Intern

$50k–$68kWayne, NJ
✓ From careers page· 13h ago
BAE Systems logo

Principal FPGA Design Engineer

$133k–$226kWestminster, CO
✓ From careers page· 13h ago
BAE Systems logo

FPGA Verification Engineer

$79k–$135kWestminster, CO
✓ From careers page· 13h ago
BAE Systems logo

Senior FPGA Design Engineer

$97k–$165kWestminster, CO
✓ From careers page· 13h ago

Frequently asked questions

What skills are required for Senior Verification Engineer at NXP Semiconductors?

The required skills for Senior Verification Engineer at NXP Semiconductors include: SystemVerilog.

What is the seniority level for Senior Verification Engineer at NXP Semiconductors?

Senior Verification Engineer at NXP Semiconductors is a Senior / Staff / Principal level position.

How do I apply for Senior Verification Engineer at NXP Semiconductors?

You can view the full description and apply for Senior Verification Engineer at NXP Semiconductors on EchoJobs: https://echojobs.io/job/nxp-semiconductors-senior-principal-verification-engineer-yb6w7.