NXP Semiconductors logo

Senior Principal Engineer, IP Verification

NXP Semiconductors

On-site
Noida
Full-time
Senior
Principal
15+ yrs
Salary not listedPosted 4w ago

Real job — pulled straight from NXP Semiconductors’s careers page · Verified July 17, 2026 · No reposts.

Job description

NXP Semiconductors is hiring a Senior Principal Engineer, IP Verification — a full-time, based in Noida role. Apply directly on NXP Semiconductors's careers page below.

Senior Principal Engineer - IP Verification

Location: Noida

Time Type: Full time

Job Description

Senior Principal Engineer - Digital IP Verification (G5)

Role Overview

We are seeking a highly motivated, technically strong, and execution-focused Individual Contributor to lead and deliver first-pass success for complex Digital IP and Subsystem verification programs. The role demands deep expertise in advanced verification methodologies, strong ownership mindset, and ability to collaborate across multi-disciplinary and global teams.

The individual will work closely with System Architecture, Design, DFT, Mixed Signal, and Validation teams across sites to address verification challenges spanning IP, Subsystem, and full SoC context, leveraging simulation, formal verification, hardware modeling, and pre/post silicon validation techniques.

Key Responsibilities

- Lead end-to-end verification execution for complex IPs and Subsystems, ensuring high quality and first-pass silicon success

- Evaluate, adopt, and deploy advanced and scalable verification methodologies to handle increasing design complexity

- Own verification quality metrics across planning, execution, and closure phases

- Drive ‘Zero Defect’ mindset through rigorous process adherence, coverage closure, and defect prevention strategies

- Analyze existing verification flows and implement improvements to enhance efficiency, predictability, and quality

- Contribute to and influence technical innovation within the team, including methodology evolution and automation

- Collaborate effectively across local and global cross-functional teams including Design, DFT, Architecture, and Validation

- Support pre-silicon and post-silicon validation activities where required

Technical Skills – Must Have

- 15–20 years of hands-on experience in IP or Subsystem verification for complex, multi-million gate designs

- Strong expertise in HVLs such as SystemVerilog/UVM and proficiency in C/C++

- Solid understanding of HDLs such as Verilog/VHDL

- Experience with industry simulators such as VCS, NCSim, ModelSim, or Questa

- Strong experience in testbench architecture, development, debugging, and verification closure

- Proficiency in test planning, feature traceability, and functional/performance validation

- Strong knowledge of assertions (SVA), functional coverage, and regression management

- Solid understanding of microcontroller architectures (ARM cores) and interconnect protocols such as AHB, AXI, AMBA

- Experience in memory subsystems including SRAM, Flash, DDR, and memory controllers

Technical Skills – Good to Have

- Exposure to formal verification methodologies and tools

- Experience with gate-level simulations and verification planning tools

- Exposure to emulation and pre-silicon validation environments

- Domain knowledge in automotive, graphics/vision accelerators, high-speed serial interfaces, or networking protocols such as Ethernet

Soft Skills & Leadership Expectations (Aligned to NXP Values)

- **Customer Focus:** Demonstrates strong ownership towards delivering high-quality IPs aligned with customer expectations and product timelines

- **Ownership & Accountability:** Takes complete responsibility for deliverables, proactively manages risks, and drives closure with minimal supervision

- **Collaboration:** Works effectively with global and cross-functional teams, fostering open communication and knowledge sharing

- **Innovation Mindset:** Actively contributes to continuous improvement, automation, and adoption of advanced verification practices

- **Quality & Excellence:** Champions ‘First Time Right’ and ‘Zero Defect’ principles through disciplined engineering practices

- **Learning Agility:** Continuously upgrades technical skills and adapts to evolving tools, technologies, and methodologies

- **Influence & Mentoring:** Provides technical guidance, mentors junior engineers, and influences team-level technical direction

- **Integrity & Transparency:** Demonstrates ethical behavior, transparent communication, and adherence to organizational processes


More information about NXP in India...

#LI-2734

Get Senior Principal Engineer, IP Verification jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Bosch logo

Senior AMS Verification Engineer

Espoo, Uusimaa
✓ From careers page· 21m ago
Bosch logo

Senior AMS Verification Engineer

Oulu, FI
✓ From careers page· 21m ago
Bosch logo

Senior IP Design Verification Engineer

Ho Chi Minh City, VN
✓ From careers page· 22m ago
CERN logo

CERN

New

Digital ASIC Designer

Geneva, CH
✓ From careers page· 5h ago

Frequently asked questions

What skills are required for Senior Principal Engineer, IP Verification at NXP Semiconductors?

The required skills for Senior Principal Engineer, IP Verification at NXP Semiconductors include: SystemVerilog, C++, Verilog, VHDL, ARM, Ethernet.

What is the seniority level for Senior Principal Engineer, IP Verification at NXP Semiconductors?

Senior Principal Engineer, IP Verification at NXP Semiconductors is a Senior / Principal level position.

How do I apply for Senior Principal Engineer, IP Verification at NXP Semiconductors?

You can view the full description and apply for Senior Principal Engineer, IP Verification at NXP Semiconductors on EchoJobs: https://echojobs.io/job/nxp-semiconductors-senior-principal-engineer-ip-verification-xrps6.