NXP Semiconductors logo

Physical Design Engineer

NXP Semiconductors

Hybrid
Pune
Full-time
Senior
Staff
8+ yrs
Salary not listedPosted 2mo ago

Real job — pulled straight from NXP Semiconductors’s careers page · Verified September 7, 2026 · No reposts.

Job description

NXP Semiconductors is hiring a Physical Design Engineer — a full-time, based in Pune role. Apply directly on NXP Semiconductors's careers page below.

Senior Physical Design Engineer

Location: Pune

Time Type: Full time

Job Description

Job Title: Senior Physical Design Engineer

Location

Pune / Bangalore / Hyderabad (Hybrid)

Experience

8-10 Years

Job Summary

We are seeking a highly motivated and experienced Senior Physical Design Engineer to join our VLSI Physical Design team. The candidate will be responsible for delivering high-quality physical implementation of complex SoC/IP blocks from netlist to GDSII, ensuring timing, power, area, and reliability targets are met. The ideal candidate should have hands-on expertise in advanced node design implementation and signoff methodologies.

Key Responsibilities

  • Own end-to-end physical design implementation of complex digital blocks/subsystems.
  • Drive floorplanning, power planning, placement, CTS, routing, timing closure, and physical verification.
  • Perform design optimization for PPA (Power, Performance, Area) targets.
  • Execute timing closure across multiple operating modes and process corners.
  • Analyze and resolve setup, hold, SI, IR-drop, EM, and congestion issues.
  • Collaborate with RTL, Synthesis, DFT, STA, Package, and Signoff teams to achieve project milestones.
  • Support ECO implementation and tapeout activities.
  • Develop and enhance PD methodologies, automation flows, and scripts to improve productivity.
  • Review design quality and mentor junior engineers.
  • Work closely with global cross-functional teams.

Required Technical Skills

  • Strong expertise in:
    • Floorplanning
    • Power Planning
    • Placement Optimization
    • Clock Tree Synthesis (CTS)
    • Routing
    • Timing Closure
    • Physical Verification

STA & Signoff

  • In-depth knowledge of:
    • Static Timing Analysis (STA)
    • Multi-Mode Multi-Corner (MMMC) methodologies
    • Crosstalk/SI Analysis
    • ECO Flows
    • Timing Signoff

Physical Signoff

  • Experience with:
    • IR Drop Analysis
    • Electromigration (EM) Analysis
    • DRC/LVS Closure
    • Reliability Checks

Tools

Hands-on experience with industry-standard EDA tools:

  • Cadence Innovus
  • Synopsys ICC2
  • PrimeTime
  • Tempus
  • RedHawk / Voltus
  • StarRC / Quantus
  • Calibre

Educational Qualification

  • Bachelor's or Master's Degree in Electronics, VLSI, Electrical Engineering, or related field.


More information about NXP in India...

#LI-9415

Get Physical Design Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Semtech logo

Associate Engineer, Physical Design

Aguascalientes, MEX
✓ From careers page· 24m ago
Semtech logo

Associate Engineer, Physical Design

Aguascalientes, MEX
✓ From careers page· 24m ago
Semtech logo

Associate Engineer, Physical Design

Aguascalientes, MEX
✓ From careers page· 24m ago
Semtech logo

Associate Engineer, Physical Design

Aguascalientes, MEX
✓ From careers page· 24m ago

Frequently asked questions

What is the seniority level for Physical Design Engineer at NXP Semiconductors?

Physical Design Engineer at NXP Semiconductors is a Senior / Staff level position.

How do I apply for Physical Design Engineer at NXP Semiconductors?

You can view the full description and apply for Physical Design Engineer at NXP Semiconductors on EchoJobs: https://echojobs.io/job/nxp-semiconductors-senior-physical-design-engineer-wdpbx.