NXP Semiconductors

Senior Analog Layout Engineer

Penang Kuala Lumpur
C C++ Cadence Virtuoso Layout Suite Calibre DRC LVS PEX SQL
Description

Senior Analog Layout Engineer

Location: Penang, Kuala Lumpur

Time Type: Full time

Job Description

Key Responsibilities

Custom Analog Layout Execution

  • Perform full‑custom analog layout for critical circuit blocks, including:
    • Analog Front Ends (AFEs)
    • ADCs and DACs
    • PLLs and clocking circuits
    • Voltage regulators and references
    • Analog filters and bias circuits
  • Translate schematics into high‑quality, silicon‑proven layouts in advanced nodes.
  • Apply best‑in‑class techniques for:
    • Matching and symmetry
    • Parasitic control
    • Noise isolation and substrate coupling mitigation
    • EM/IR and reliability robustness

Verification & Sign‑off

  • Run and debug DRC, LVS, ERC, and reliability checks.
  • Work with designers to close LVS and performance issues.
  • Support PEX extraction and simulation correlation.
  • Ensure layouts meet foundry design rules and sign‑off requirements.

Collaboration & Production Support

  • Partner closely with analog circuit designers, CAD, and methodology teams.
  • Participate in layout and design reviews.
  • Support silicon bring‑up, debug, and yield improvement as needed.
  • Contribute to layout guidelines, documentation, and best practices.

Required Qualifications

Education

  • BSEE or equivalent in Electrical / Electronics Engineering (preferred).

Experience

  • 6–10 years of hands‑on experience in custom analog / mixed‑signal layout.
  • Proven experience working in 28nm, 22nm, and/or 16nm CMOS process technologies.
  • Demonstrated experience laying out complex analog IP blocks (AFE, ADC, DAC, PLL, regulators).

Tools & Methodologies

  • Strong proficiency with:
    • Cadence Virtuoso Layout Suite
    • Calibre (DRC, LVS, PEX)
  • Solid understanding of:
    • Foundry design rules
    • Device matching and layout‑dependent effects
    • Parasitics, coupling, and noise mitigation
    • Reliability (EM, IR, ESD awareness)
  • Familiarity with advanced-node layout challenges is required.

Preferred Qualifications

  • Experience in automotive or high‑reliability semiconductor products.
  • Familiarity with low‑noise, high‑speed analog layouts.
  • Ability to mentor junior layout engineers.
  • Exposure to ISO / automotive quality flows is a plus.


More information about NXP in Malaysia...

#LI-633a
NXP Semiconductors
NXP Semiconductors

0 applies

0 views

There are more than 50,000 engineering jobs:

Subscribe to membership and unlock all jobs

Engineering Jobs

60,000+ jobs from 4,500+ well-funded companies

Updated Daily

New jobs are added every day as companies post them

Refined Search

Use filters like skill, location, etc to narrow results

Become a member

🥳🥳🥳 452 happy customers and counting...

Overall, over 80% of customers chose to renew their subscriptions after the initial sign-up.

To try it out

For active job seekers

For those who are passive looking

Cancel anytime

Frequently Asked Questions

  • We prioritize job seekers as our customers, unlike bigger job sites, by charging a small fee to provide them with curated access to the best companies and up-to-date jobs. This focus allows us to deliver a more personalized and effective job search experience.
  • We've got over 200,000 jobs from 15,000+ vetted companies. No fake or sleazy jobs here!
  • We aggregate jobs from 15,000+ companies' career pages, so you can be sure that you're getting the most up-to-date and relevant jobs.
  • We're the only job board *for* software engineers, *by* software engineers… in case you needed a reminder! We add thousands of new jobs daily and offer powerful search filters just for you. 🛠️
  • Every single hour! We add 2,000-3,000 new jobs daily, so you'll always have fresh opportunities. 🚀
  • Typically, job searches take 3-6 months. EchoJobs helps you spend more time applying and less time hunting. 🎯
  • Check daily! We're always updating with new jobs. Set up job alerts for even quicker access. 📅

What Fellow Engineers Say