NVIDIA logo

ASIC Design Engineer, Clocks

NVIDIA

On-site
Shanghai, China
Full-time
Senior
Mid Level
2+ yrs
Salary not listedPosted 6d ago

Real job — pulled straight from NVIDIA’s careers page · Verified August 7, 2026 · No reposts.

Job description

NVIDIA is hiring a ASIC Design Engineer, Clocks — a full-time, based in Shanghai, China role. Apply directly on NVIDIA's careers page below.

ASIC Design Engineer, Clocks

Location: China, Shanghai

Time Type: Full time

Job Description

The NVIDIA GPU clocks group is looking for an excellent Senior ASIC Design Engineer to join the team. The Team is responsible for crafting all aspects of GPU clocking. We collaborate with the frontend design team to understand the clocking requirements for the chip, and work with backend teams to understand the physical restrictions. The GPU clocks group architects, designs and validates the clocks RTL. The complexity of clocks RTL has increased many fold to support our features that power our product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

What you’ll be doing:

As a Clocks team member, you will collaborate with other architects, ASIC designers and verification engineers to design high frequency and low power clocks. You should be able to engage with multiple teams and design the GPU clocks to satisfy all the architectural constraints. You will need to run and enhance some in-house flow to guarantee the good quality of clocks RTL and netlist, drive the issues to close. Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl/Python to improve the productivity of the above teams. Collaborate with software and silicon solution team to debug GPU clock silicon bugs in our new products.

What we need to see:

  • BS or (MS preferred) in EE or equivalent experience. 2+ years of meaningful work experience.

  • Your ability to thrive in a dynamically changing environment.

  • Validated experience in RTL design (Verilog), verification and logic synthesis. Your strong coding skills in Perl or Python or other industry-standard scripting languages.

  • Deep understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus. Good understanding of backend flows and requirements is a plus.

  • DFT knowledge is a plus. Experience in implementing on-chip clocking networks is desirable.

  • Excellent analytical and problem-solving skills. Fluent English (both written and spoken) and excellent communication skills.

  • Good team work spirit, easy to cooperate with team members.

Get ASIC Design Engineer, Clocks jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
CERN logo

CERN

New

Digital ASIC Designer

Geneva, CH
✓ From careers page· 29m ago
Micron Technology logo

Circuit / Memory Design Engineer

Richardson, TX
✓ From careers page· 2h ago
Micron Technology logo

DRAM Design Engineer

Boise, ID
✓ From careers page· 3h ago
Micron Technology logo

Intern, DRAM IP Circuits Design Engineer

Boise, ID
✓ From careers page· 3h ago

Frequently asked questions

What skills are required for ASIC Design Engineer, Clocks at NVIDIA?

The required skills for ASIC Design Engineer, Clocks at NVIDIA include: Verilog, Perl, Python.

What is the seniority level for ASIC Design Engineer, Clocks at NVIDIA?

ASIC Design Engineer, Clocks at NVIDIA is a Senior / Mid Level level position.

How do I apply for ASIC Design Engineer, Clocks at NVIDIA?

You can view the full description and apply for ASIC Design Engineer, Clocks at NVIDIA on EchoJobs: https://echojobs.io/job/nvidia-asic-design-engineer-clocks-dkmx6.