Senior RTL Design Engineer
Team: Digital Design
Location: Austin, TX, Palo Alto, CA
Commitment: Full-time
Workplace Type: hybrid
Responsibilities
- Design and implement RTL for Mythic's next-generation AI processor.
- Contribute to the development of a novel digital dataflow architecture, including a sophisticated scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines.
- Develop and optimize high-performance, low-power components such as datapaths, controllers, memory subsystems, and interconnects.
- Collaborate with architects and verification engineers to define microarchitecture and ensure functional correctness.
- Drive timing closure by working closely with synthesis and physical design teams.
- Participate in design reviews and contribute to improving RTL coding practices and methodologies.
Requirements
- Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
- 8+ years of industry experience in RTL design, microarchitecture, and architecture development.
- Solid understanding of computer architecture fundamentals (pipelines, caches, coherence, memory hierarchies).
- Hands-on experience with one or more of the following subsystems: scheduling fabrics, high-performance interconnects, DMA engines, memory controllers, or datapath/control logic.
- Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines.
- Familiarity with timing constraints, physical design considerations, and EDA flows.
- Hands-on experience with simulation, synthesis, linting, and static timing analysis tools.
- Strong problem-solving and communication skills with ability to work in cross-functional teams.
Preferred Qualifications
- Familiarity with network-on-chip (NoC) architectures.
- Expertise in low-power design techniques (clock gating, power gating, multi-voltage domains).
- Experience with timing closure in advanced technology nodes and collaboration with physical design teams.
- Strong skills in performance modeling and trade-off analysis (PPA optimization).
- Hands-on experience with emulation/FPGA prototyping for early RTL validation.
- Familiarity with AI, DSP, or other parallel compute architectures.
- Strong scripting ability (Python or similar) for design automation and productivity.
There are more than 50,000 engineering jobs:
Subscribe to membership and unlock all jobs
Engineering Jobs
60,000+ jobs from 4,500+ well-funded companies
Updated Daily
New jobs are added every day as companies post them
Refined Search
Use filters like skill, location, etc to narrow results
Become a member
🥳🥳🥳 452 happy customers and counting...
Overall, over 80% of customers chose to renew their subscriptions after the initial sign-up.
To try it out
For active job seekers
For those who are passive looking
Cancel anytime
Frequently Asked Questions
- We prioritize job seekers as our customers, unlike bigger job sites, by charging a small fee to provide them with curated access to the best companies and up-to-date jobs. This focus allows us to deliver a more personalized and effective job search experience.
- We've got over 200,000 jobs from 15,000+ vetted companies. No fake or sleazy jobs here!
- We aggregate jobs from 15,000+ companies' career pages, so you can be sure that you're getting the most up-to-date and relevant jobs.
- We're the only job board *for* software engineers, *by* software engineers… in case you needed a reminder! We add thousands of new jobs daily and offer powerful search filters just for you. 🛠️
- Every single hour! We add 2,000-3,000 new jobs daily, so you'll always have fresh opportunities. 🚀
- Typically, job searches take 3-6 months. EchoJobs helps you spend more time applying and less time hunting. 🎯
- Check daily! We're always updating with new jobs. Set up job alerts for even quicker access. 📅
What Fellow Engineers Say
