Microchip Technology logo

Manager, SOC Verification

Microchip Technology

On-site
Bangalore, India
Full-time
Manager
Senior
12+ yrs
Salary not listedPosted 2w ago

Real job — pulled straight from Microchip Technology’s careers page · Verified July 26, 2026 · No reposts.

Job description

Microchip Technology is hiring a Manager, SOC Verification — a full-time, based in Bangalore, India role. Apply directly on Microchip Technology's careers page below.

Sr. Manager - SOC Verification

Location: India - Bangalore

Time Type: Full time

Job Description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Job Description -

you will be a senior member in our dsPIC Microcontroller Business Unit, responsible for ensuring the functional integrity of our next-generation 32-bit MCU products. You execute complex verification strategies for SoCs featuring ARM and specialized proprietary cores. 

Key responsibilities - 

Participate in a global team setting on the development of advanced microcontroller products

Perform design verification of complex digital macros at the SOC level, working from an architectural description

Develop an effective suite of tests and testbench environment using VMM/UVM/System Verilog based verification

Perform RTL, Gate level verification of 16-bit Microcontroller products

Analyze gate level simulations and timing violation and work with STA team to get it resolved.

Develop Functional safety tests, fault injection simulations & coverage analysis

Debug complex issues at full chip level.

Exposure to the analog mixed signal simulations will be added plus.

Mentor junior team members

develop adoption of advanced techniques and automation.

Requirements/Qualifications:

  • Education: Bachelor of Engineering in Electronics/Electrical or Computer Science, with strong digital design fundamentals.
  • Experience: 10+ years in SoC Verification.
  • Domain Expertise: UVM, System Verilog, STA.
  • Microcontrollers. Deep understanding of MCU peripherals (DMA, Timers, ADC/DAC interfaces, Security modules, Functional Safety).
  • Processor Knowledge: Direct experience verifying SoCs with ARM cores (Cortex-M) and proprietary RISC-based architectures.
  • Methodologies: 
    • Expert-level command of SystemVerilog and UVM (Universal Verification Methodology).
    • Strong hands-on experience with Formal Verification (Property Checking, Connectivity Checking) using tools like JasperGold or VC Formal.
  • Protocol Proficiency: In-depth knowledge of AMBA bus protocols (AHB, APB, AXI).
  • Verification Infrastructure: Experience defining coverage-driven verification (CDV) metrics and managing massive regression suites. Module level verification plan development, TB plan, TB development and fullchip integration of the module level TB, develop effective functional assertions and coverpoints.

Preferred Skills

  • Strong background in Gate-Level Simulations (GLS) and power-aware verification.
  • Experience with Post-Silicon Validation, customer support and its alignment with pre-silicon test plans.
  • Experience with analog mixed-mode (AMS) simulations.
  • Familiarity with functional safety standards (ISO 26262) for automotive MCU applications.

Travel Time:

0% - 25%

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Get Manager, SOC Verification jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
CERN logo

CERN

New

Digital ASIC Designer

Geneva, CH
✓ From careers page· 49m ago
Micron Technology logo

Design Validation Engineer

Singapore
✓ From careers page· 3h ago
Micron Technology logo

Digital Design Engineer, HBM

Richardson, TX
✓ From careers page· 3h ago
Micron Technology logo

Senior Design Verification Engineer

Jalisco, Mexico
✓ From careers page· 3h ago

Frequently asked questions

What skills are required for Manager, SOC Verification at Microchip Technology?

The required skills for Manager, SOC Verification at Microchip Technology include: SystemVerilog, Python, Perl.

What is the seniority level for Manager, SOC Verification at Microchip Technology?

Manager, SOC Verification at Microchip Technology is a Manager / Senior level position.

How do I apply for Manager, SOC Verification at Microchip Technology?

You can view the full description and apply for Manager, SOC Verification at Microchip Technology on EchoJobs: https://echojobs.io/job/microchip-technology-sr-manager-soc-verification-jwyfv.