
Real job — pulled straight from Intel’s careers page · Verified July 12, 2026 · No reposts.
Job description
Intel is hiring a Mixed Signal Logic Design Engineer — a full-time, based in Penang, Malaysia role. Apply directly on Intel's careers page below.
Mixed Signal Logic Design Engineer
Location: Malaysia, Penang
Time Type: Full time
Job Description
Job Details:
Job Description:
Develops the logic design, register transfer level (RTL) coding, and simulation for mixed signal and/or high-speed IPs required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. Participates in the definition of architecture and microarchitecture features of the block being designed. Applies various strategies, tools, and methods for mixed signal designs including analog behavior modeling and circuit simulation to write RTL and optimize mixed signal logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Supports SoC customers to ensure high-quality integration of the IP block.
Qualifications:
Job Type:
Shift:
Shift 1 (Malaysia)Primary Location:
Malaysia, PenangAdditional Locations:
Business group:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/AWork Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Get Mixed Signal Logic Design Engineer jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs


Principal Analog Design Engineer, Mixed-Signal PHY (Clocking / High-Speed I/O)


Frequently asked questions
What is the seniority level for Mixed Signal Logic Design Engineer at Intel?
Mixed Signal Logic Design Engineer at Intel is a Mid Level level position.
How do I apply for Mixed Signal Logic Design Engineer at Intel?
You can view the full description and apply for Mixed Signal Logic Design Engineer at Intel on EchoJobs: https://echojobs.io/job/intel-mixed-signal-logic-design-engineer-vxqer.