Intel logo

DFT Design Engineer

Intel

Hybrid
Bangalore, India
Full-time
Mid Level
2+ yrs
Salary not listedPosted 2w ago

Real job — pulled straight from Intel’s careers page · Verified September 8, 2026 · No reposts.

Job description

Intel is hiring a DFT Design Engineer — a full-time, based in Bangalore, India role. Apply directly on Intel's careers page below.

DFT Design Engineer

Location: India, Bangalore

Time Type: Full time

Job Description

Job Details:

Job Description: 

  • Strong knowledge and experience in Spyglass DFT, Scan Architecture (SSN Topology), ATPG and various fault models.
  • Hands on skills to implement JTAG, Memory BIST and Memory Repair (BIRA/BISR) circuitry using industry standard tools.
  • Hands on experience in DFT verification using Gate Level Simulations with timing annotations.
  • Hands on experience in solving DFT problems, simulation failures, ATPG coverage improvements and DRC debug.
  • Good understanding of timing constraints and DFT mode timing analysis.
  • Proficiency in RTL coding, shell scripting.
  • Experience working with post-Silicon/manufacturing teams on ATE, including debugging and resolving issues.

Qualifications:

B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Communication Engineering with 2+ years of DFT experience.

Job Type:

Intel Contract Employee

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get Design Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Base Power Company logo

Senior Electronics Design Engineer

Austin, TX
✓ From careers page· 2h ago
nVent logo

Mechanical Engineering and Design Co-op

$52k–$52kAnoka, MN
✓ From careers page· 2h ago
nVent logo

Mechanical Engineering and Design Co-op

$52k–$52kAnoka, MN
✓ From careers page· 2h ago
Amentum logo

Structural/Mechanical Design Engineer

Huntsville, AL
✓ From careers page· 2h ago

Frequently asked questions

What is the seniority level for DFT Design Engineer at Intel?

DFT Design Engineer at Intel is a Mid Level level position.

How do I apply for DFT Design Engineer at Intel?

You can view the full description and apply for DFT Design Engineer at Intel on EchoJobs: https://echojobs.io/job/intel-dft-design-engineer-4gv96.