Senior Director, Physical Design & Backend Engineering (HPC)

Team: Software Engineer

Location: Austin, TX

Commitment: Full- Time

Workplace Type: onsite

What you'll do

1. End-to-End Backend Execution
• Own full lifecycle delivery from RTL through physical implementation, signoff, and tape-out.
• Ensure predictable execution, design closure, and milestone adherence across all programs.
• Drive first-pass silicon success through robust methodologies and execution discipline.
 
2. Global Team Leadership
• Lead and scale large, geographically distributed backend engineering teams.
• Establish clear accountability, performance standards, and delivery ownership across sites.
• Build organizational capability to support multiple concurrent SoC and MCU programs.
 
3. PPA and Quality Accountability
• Own delivery against defined power, performance, and area (PPA) targets.
• Drive continuous improvement in cost, quality, and engineering efficiency.
• Ensure adherence to quality standards, signoff criteria, and validation requirements.
 
4. Technology and Methodology Enablement
• Enable adoption of advanced process nodes and associated design methodologies.
• Drive improvements in tools, flows, and engineering practices across implementation and signoff.
• Partner with foundries, EDA vendors, and internal teams to enhance design outcomes.
 
5. Cross-Functional Collaboration
• Partner with architecture, RTL, DFT, methodology, and product engineering teams.
• Ensure alignment between architectural intent and physical implementation feasibility.
• Support program execution through close collaboration with program and product leadership.
 
6. Organizational Execution and Scaling
• Standardize ways of working across global teams to reduce variability and improve predictability.
• Drive data-driven execution using metrics, KPIs, and performance tracking.
• Identify and remove bottlenecks impacting delivery timelines or quality.
 
Scope and Impact
• Responsible for backend execution across multiple SoC and MCU programs.
• Direct leadership of large, multi-site engineering teams.
• Critical impact on silicon delivery timelines, product quality, and business outcomes.
• Key contributor to organizational execution capability and scalability within HPC.

What we require

Education
• Master’s degree in Electrical Engineering, Computer Engineering, or related field.
 
Experience
• Approximately 20+ years of experience in semiconductor design, with strong focus on physical design and implementation.
• Proven experience leading large-scale, global engineering teams.
• Demonstrated track record of delivering complex SoC programs across multiple technology nodes.
 
Technical Expertise
• End-to-end RTL-to-GDSII flow, including synthesis, place and route, timing closure, and physical verification.
• Advanced node implementation and signoff methodologies.
• Deep understanding of SoC and MCU design and integration.
 
Leadership Capabilities
• Ability to lead large, globally distributed teams in a matrixed environment.
• Strong execution focus with accountability for delivery outcomes.
• Effective cross-functional collaboration and stakeholder management.
• Data-driven decision-making and structured problem-solving.
 
Preferred Qualifications
• Experience in high-performance computing, automotive, or advanced SoC domains.
• Exposure to methodology and flow development at scale.
• Experience working across multiple geographies and cultures.
 
Key Success Measures
• On-time delivery of silicon across programs.
• Achievement of PPA and quality targets.
• Improvement in execution predictability and cycle time.
• Organizational scalability and capability development.