
Real job — pulled straight from Clera’s careers page · Verified October 15, 2026 · No reposts.
Job description
Clera is hiring a Senior Silicon Engineer — a full-time, based in San Francisco, CA role ($200k–$300k). Apply directly on Clera's careers page below.
Senior Silicon Engineer
Department: Engineering
Location: San Francisco
Employment Type: FullTime
About the Role
Lead silicon design for an AI accelerator, taking designs from FPGA prototypes through ASIC tapeout and bring-up. As a senior member of a small hardware team, you will shape technical direction across architecture, RTL, verification, and tooling, working closely with PCB, interconnect, software, and systems teams.
What You'll Do
Lead FPGA prototype development and optimization, from design specifications through deployment on working hardware.
Design and review synthesizable RTL for an ASIC, with a focus on clean microarchitecture.
Build and improve lint, simulation, synthesis, timing, and verification flows for rapid iteration and tapeout readiness.
Make architecture decisions across compute datapaths, memory systems, on-chip interconnect, and control logic.
Drive design through tapeout, bring-up, and delivery milestones, contributing hands-on during critical periods.
Mentor teammates and help grow the silicon engineering team.
What We're Looking For
At least 8 years of experience in digital design or silicon engineering, building RTL, FPGA prototypes, or ASICs.
Experience shipping synthesizable SystemVerilog or Verilog in production silicon or FPGA designs, and taking FPGA designs from RTL through synthesis, place-and-route, and deployment to working hardware.
Strong understanding of digital design, including pipelining, clocks, resets, latency, throughput, and microarchitecture.
Experience designing compute datapaths and memory systems with bandwidth and latency constraints.
Hands-on experience with simulation, linting, synthesis, SDC constraints, timing closure, and CDC verification.
Experience automating hardware flows with Python, Tcl, Make, Nix, or similar tools, plus background in AI accelerators or low-level AI kernels.
Tapeout experience, high-speed interfaces, formal verification, UVM, cocotb, firmware, or systems-level hardware drivers are valuable.
Compensation & Benefits
Base salary is $200,000 to $300,000 USD annually. Visa sponsorship is available.
Location
Full-time, on-site role in San Francisco, United States. This position is not remote or hybrid.
Get Senior Silicon Engineer jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs




Frequently asked questions
What is the salary for Senior Silicon Engineer at Clera?
The estimated salary range for Senior Silicon Engineer at Clera is $200,000 - $300,000 USD per year.
What skills are required for Senior Silicon Engineer at Clera?
The required skills for Senior Silicon Engineer at Clera include: SystemVerilog, Verilog, FPGA, Python.
What is the seniority level for Senior Silicon Engineer at Clera?
Senior Silicon Engineer at Clera is a Senior level position.
How do I apply for Senior Silicon Engineer at Clera?
You can view the full description and apply for Senior Silicon Engineer at Clera on EchoJobs: https://echojobs.io/job/clera-senior-silicon-engineer-wvwwi.