Ciena logo

Digital Verification Engineer

Ciena

On-site
Ottawa, ON
Full-time
Senior
Staff
10+ yrs
$133k–$213kPosted 1mo ago

Real job — pulled straight from Ciena’s careers page · Verified July 7, 2026 · No reposts.

Job description

Ciena is hiring a Digital Verification Engineer — a full-time, based in Ottawa, ON role ($133k–$213k). Apply directly on Ciena's careers page below.

Digital Verification Engineer Prime (FEC)

Location: Ottawa, Germany- Braunschweig

Time Type: Full time

Job Description

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

How You Will Contribute:
At Ciena, we are at the forefront of the telecommunications industry, and our Wavelogic modem family of products plays a crucial role in our success. As a Senior Digital Verification Engineer, you will be an integral part of a team responsible for implementing innovative verification strategies in order to thoroughly simulate and validate functional blocks and subsystems for Ciena’s Forward Error Correction (FEC) IP. Reporting to the ASIC Senior Manager, you will collaborate with a team of Digital Design Engineers, Verification Engineers, and Architects to simulate and validate functional blocks and subsystems.

 

Responsibilities:

  • Read and understand the FEC architecture and functional requirements specification document(s) and communicate and collaborate with FEC designers, DSP modelers, FEC verifiers, systems engineers and architects.

  • You will be responsible for developing verification, functional coverage and formal verification test plans.

  • Thoroughly validate one or more architectural FEC functional blocks using a combination of simulation, formal, and coverage methods.

  • Create testbench environments and components, agents, scoreboard, and test scenarios using System Verilog UVM and C++.

  • Perform coverage-driven verification, monitor regressions, and debug failures with the support of the function's designer.

  • Provide status updates on verification progress on a regular basis and communicate risks as needed. 

  • Mentor and supervise junior verification engineers requiring robust understanding of team outputs to foster peers’ technical and professional growth

  • Excellent communication and interpersonal skills with demonstrated ability to convey complex technical concepts clearly and effectively influence stakeholders

  • We expect you to have:

    • Detail-oriented – Deliver on objectives through meticulous, thorough, and comprehensive work.
    • Problem solver – Analyze and solve complex technical problems using engineering principles.
    • Commitment to learning – Keep abreast of technology developments and are keen to share your knowledge with others.

 

The Must Haves:

  • 10+ years of experience in verification.

  • Minimum Bachelor's degree in Electrical, Computer or Software Engineering.

  • Significant experience in using C/C++, System Verilog, UVM, SVA, and simulators from major vendors.

  • Proven ability to determine comprehensive digital verification and coverage strategies

  • Proven ability to foster a culture of innovation and continuous improvement within the team via demonstrated leadership and communication capabilities

  • Strong decision-making skills with the ability to analyze complex situations, evaluate options and implement effective solutions to meet deliverables.

Assets:

  • Experience with formal verification methods.
  • Strong background in Forward Error Correction (FEC) and/or DSP.
  • Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++.
  • Proficiency in bug tracking using Jira and source code management and revision tracking using GIT.
  • Previous experience leading a team.
  • Previous experience mentoring.

 

Pay Range: The annual salary range for this position in Ottawa is $133,100 - $212,500.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Get Digital Verification Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Axis Communications logo

ASIC Design Engineer

Stockholm, Sweden
✓ From careers page· 6h ago
Edgehog Trading logo

FPGA Developer

$100k–$175kChicago, IL
✓ From careers page· 10h ago
Dolby Laboratories logo

Senior FPGA Design and Verification Engineer

$137k–$188kSan Francisco, CA
✓ From careers page· 16h ago
Amazon logo

Verification Engineer

Tel Aviv, Israel
✓ From careers page· 1d ago

Frequently asked questions

What is the salary for Digital Verification Engineer at Ciena?

The estimated salary range for Digital Verification Engineer at Ciena is $133,000 - $213,000 USD per year.

What skills are required for Digital Verification Engineer at Ciena?

The required skills for Digital Verification Engineer at Ciena include: SystemVerilog, C++, Python, Bash, JIRA, Git.

What is the seniority level for Digital Verification Engineer at Ciena?

Digital Verification Engineer at Ciena is a Senior / Staff level position.

How do I apply for Digital Verification Engineer at Ciena?

You can view the full description and apply for Digital Verification Engineer at Ciena on EchoJobs: https://echojobs.io/job/ciena-digital-verification-engineer-prime-fec-q068h.