
Real job — pulled straight from Cadence Design Systems’s careers page · Verified July 4, 2026 · No reposts.
Job description
Cadence Design Systems is hiring a Senior SI/PI Engineer — a full-time, based in San Jose, CA role ($179k–$332k). Apply directly on Cadence Design Systems's careers page below.
SIPI Architect
Location: SAN JOSE
Time Type: Full time
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
SIPI Architect
This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.
Main Job Tasks and Responsibilities:
• Work on test chip package design SI/PI optimization and verification.
• Work on evaluation board design optimization for best SI/PI performance.
• Provide extracted and measured channel models for chip designers in the R&D team.
• Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.
• Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.
• Work on link performance simulations using S-parameter channel models and IBIS-AMI behavioral models.
• Help with SI/PI related debug of test chips or customer ASICs in the lab.
Position Requirements:
• M.S. or Ph.D. Electrical Engineering (or similar degree)
• 3+ years of experience preferably working with high speed SerDes and PHYs
• Good understanding of high speed SerDes architecture
• Hands on lab experience with instruments like high speed oscilloscopes, TDRs, VNAs, spectrum analyzers, etc.
• Fluent with using 3D and 2.5D extraction tools like Sigrity Clarity/PowerSI or Ansys HFSS/SIwave
• Experience with IBIS-AMI model simulations
• Experience with simulation result to lab measurement correlation
• Good understanding of PCB and FCBGA design rules and requirements
• Strong debugging and problem-solving skills
• Excellent communication and presentation skills to effectively communicate with both customers and internal stake holders
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Get Senior SI/PI Engineer jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs




Frequently asked questions
What is the salary for Senior SI/PI Engineer at Cadence Design Systems?
The estimated salary range for Senior SI/PI Engineer at Cadence Design Systems is $179,000 - $332,000 USD per year.
What skills are required for Senior SI/PI Engineer at Cadence Design Systems?
The required skills for Senior SI/PI Engineer at Cadence Design Systems include: Electrical Engineering.
What is the seniority level for Senior SI/PI Engineer at Cadence Design Systems?
Senior SI/PI Engineer at Cadence Design Systems is a Senior / Principal level position.
How do I apply for Senior SI/PI Engineer at Cadence Design Systems?
You can view the full description and apply for Senior SI/PI Engineer at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-sr-principal-si-pi-engineer-sy8j4.