Cadence Design Systems logo

Principal Design Engineer

Cadence Design Systems

On-site
Hyderabad, IN
Full-time
Principal
Manager
10+ yrs
Salary not listedPosted 50m ago

Real job — pulled straight from Cadence Design Systems’s careers page · Verified September 4, 2026 · No reposts.

Job description

Cadence Design Systems is hiring a Principal Design Engineer — a full-time, based in Hyderabad, IN role. Apply directly on Cadence Design Systems's careers page below.

Principal Design Engineer

Location: HYDERABAD

Time Type: Full time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Opening: Analog Circuit Design

Roles: Principal Engineer

Experience: 10–17+ Years
Location: Hyderabad (Preferred) / Noida / Pune
Education: BE / B.Tech / ME / M.Tech / MS

Join a team building next-generation UCIe, D2D, PCIe, DDR/LPDDR, HBM, GDDR, and SerDes IPs on advanced technology nodes.

Key Responsibilities

  • Architect, design, and deliver high-speed Analog/Mixed-Signal IPs and subsystems.
  • Drive design closure for TX/RX, PLL, DLL, CDR, Clocking, Datapath, I/O, and interface circuits.
  • Lead complex IP programs involving cross-functional teams including Analog Design, Layout, AMS Verification, Digital, and Physical Design.
  • Mentor engineers and drive technical excellence, innovation, and execution.
  • For management roles, lead project execution, staffing, risk management, and customer engagements.

Required Skills

  • Strong expertise in high-speed interface design:
    • UCIe / Die-to-Die (D2D)
    • PCIe Gen3/4/5/6
    • DDRx / LPDDRx / GDDRx / HBM
    • High-speed SerDes architectures
  • Strong Analog Design and I/O fundamentals.
  • Knowledge of SI/PI, ESD, Reliability, Jitter, Timing, and PPA optimization.
  • Experience delivering complex IPs from architecture to silicon.
  • Excellent communication, leadership, and problem-solving skills.

Preferred Qualifications

  • Experience with advanced technology nodes (16nm, 12nm, 10nm, 7nm, 5nm, 3nm).
  • Experience in IP architecture, technology migration, and design reuse methodologies.
  • Proven track record of leading large technical teams and delivering high-performance connectivity or memory interface solutions.

Ideal candidates bring deep technical expertise, strong execution skills, and the ability to lead the development of industry-leading high-speed interface IPs for AI, HPC, Networking, and Data Center applications.

We’re doing work that matters. Help us solve what others can’t.

Get Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Broadcom logo

Firmware Engineer

Irvine, CA
✓ From careers page· 4h ago
SiPearl logo

FPGA Prototyping Engineer

Grenoble, France
✓ From careers page· 9h ago
SiPearl logo

Senior IP Subsystem SoC Architect

Massy, France
✓ From careers page· 9h ago
SiPearl logo

Senior Verification Engineer / Team Lead

Valbonne, France
✓ From careers page· 9h ago

Frequently asked questions

What skills are required for Principal Design Engineer at Cadence Design Systems?

The required skills for Principal Design Engineer at Cadence Design Systems include: PCIe.

What is the seniority level for Principal Design Engineer at Cadence Design Systems?

Principal Design Engineer at Cadence Design Systems is a Principal / Manager level position.

How do I apply for Principal Design Engineer at Cadence Design Systems?

You can view the full description and apply for Principal Design Engineer at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-principal-design-engineer-ihkg6.