Cadence Design Systems logo

Design Engineer

Cadence Design Systems

On-site
Bangalore, India
Full-time
Mid Level
Senior
4+ yrs
Salary not listedPosted 2mo ago

Real job — pulled straight from Cadence Design Systems’s careers page · Verified July 4, 2026 · No reposts.

Job description

Cadence Design Systems is hiring a Design Engineer — a full-time, based in Bangalore, India role. Apply directly on Cadence Design Systems's careers page below.

Lead Design Engineer

Location: BANGALORE

Time Type: Full time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Core Responsibilities
1. Strategy and Architecture
Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.
Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.
Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.
2. Execution and Technical Leadership
Development: Write complex test cases and sequences to achieve high functional coverage.
Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.
Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.
Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.
3. Metric Management
Coverage Analysis: Monitor and analyze functional and code coverage metrics.
Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.
Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.
Soft Skills and Leadership
Mentorship: Guiding junior engineers on coding standards and debugging techniques.
Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.
Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.
Required Qualifications
B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field
4–6 years of hands-on DV experience in semiconductor/ASIC/SoC companies

We’re doing work that matters. Help us solve what others can’t.

Get Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
River Financial logo

Hardware RTL Design Engineer

$200k–$420kPalo Alto, CA
✓ From careers page· 2h ago
River Financial logo

Hardware Design Verification Engineer

$200k–$420kPalo Alto, CA
✓ From careers page· 2h ago
Density logo

RTL Engineer

$215k–$300kMountain View, CA
✓ From careers page· 2h ago
Density logo

Kernel Engineer (Compute / Accelerator)

$250k–$320kMountain View, CA
✓ From careers page· 2h ago

Frequently asked questions

What skills are required for Design Engineer at Cadence Design Systems?

The required skills for Design Engineer at Cadence Design Systems include: SystemVerilog.

What is the seniority level for Design Engineer at Cadence Design Systems?

Design Engineer at Cadence Design Systems is a Mid Level / Senior level position.

How do I apply for Design Engineer at Cadence Design Systems?

You can view the full description and apply for Design Engineer at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-lead-design-engineer-t5xcr.