
Lead Application Engineer, Digital Verification
Real job — pulled straight from Cadence Design Systems’s careers page · Verified July 4, 2026 · No reposts.
Job description
Cadence Design Systems is hiring a Lead Application Engineer, Digital Verification — a full-time, based in Ho Chi Minh City role. Apply directly on Cadence Design Systems's careers page below.
Lead Application Engineer – Digital Verification
Location: HO CHI MINH CITY 02
Time Type: Full time
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- Act as a tech consultant to lead and support Cadence digital verification solution for customer projects or pre-sales engagements
- Work closely with the sales team to identify, qualify, and scope opportunities for Cadence’s digital functional logic verification solutions.
- Understand customer goals and objectives, and plan, execute, and manage key technical evaluations in close collaboration with customers and internal teams.
- Proactively engage with existing and prospective customers to ensure successful adoption and deployment of Cadence verification technologies.
- Summarize project activities, status, and outcomes, and report effectively to management while sharing knowledge and best practices within the team.
- Train, ramp-up and accompany customer project to ensure successful execution and adoption.
- Deliver basic and advanced trainings, technical presentations, and product demonstrations as required.
- Provide deep technical expertise to address complex customer issues and inquiries that require expert‑level support.
Requirements:
- Bachelor’s degree or higher in Computer Science, Electrical Engineering, or a related field, with 5–10 years of relevant industry experience.
- 5–10 years of hands‑on experience and strong expertise in hardware design and/or verification methodologies.
- Solid hands‑on verification experience using UVM, SystemVerilog, Verilog, VHDL, SystemC, and SystemVerilog Assertions (SVA).
- Hands‑on experience with Cadence Verification IP or Jasper is a strong plus.
- Good understanding of code coverage and functional coverage concepts, tools, and technologies.
- Strong communication skills in English, with the ability and motivation to work in a global, customer‑facing environment with customers and internal business unit teams.
- Valid passport with no travel restrictions; willingness to travel as required.
We’re doing work that matters. Help us solve what others can’t.
Get Lead Application Engineer, Digital Verification jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs




Frequently asked questions
What skills are required for Lead Application Engineer, Digital Verification at Cadence Design Systems?
The required skills for Lead Application Engineer, Digital Verification at Cadence Design Systems include: SystemVerilog, Verilog, VHDL.
What is the seniority level for Lead Application Engineer, Digital Verification at Cadence Design Systems?
Lead Application Engineer, Digital Verification at Cadence Design Systems is a Senior / Manager level position.
How do I apply for Lead Application Engineer, Digital Verification at Cadence Design Systems?
You can view the full description and apply for Lead Application Engineer, Digital Verification at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-lead-application-engineer-digital-verification-i7r6n.