Cadence Design Systems logo

IC Design Implementation and SignOff Architect

Cadence Design Systems

Hybrid
Full-time
Staff
Principal
15+ yrs
$154k–$286kPosted 39m ago

Real job — pulled straight from Cadence Design Systems’s careers page · Verified October 22, 2026 · No reposts.

Job description

Cadence Design Systems is hiring a IC Design Implementation and SignOff Architect — a full-time, remote role ($154k–$286k). Apply directly on Cadence Design Systems's careers page below.

IC design Implementation and SignOff Architect, (STA SignOff)

Location: HOME OR, SEATTLE 01, TORONTO 02, HOME SD, HOME CA, SAN JOSE, AUSTIN

Time Type: Full time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.


Key Responsibilities

  • Technical Expertise: Lead technical engagements with customers and partners to drive & adoption of Cadence signoff portfolio. Work closely with design teams to meet customer success metrics, guide adoption of Cadence’s timing signoff & closure and AgenticAI features across advanced nodes (5nm and below).
  • Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.
  • Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for timing signoff & closure, STA, IR Drop, and power/timing closure.
  • Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.

Requirements

  • 15+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.
  • Deep expertise in digital design fundamentals, advanced node STA & ECOs (3nm and below), and EDA tool ecosystems.
  • Core timing signoff expertise, advanced node STA, UPF & constraints debugging, hierarchical & 3DIC design STA and closure solutions
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Tempus, Certus, QRC) and competitive solutions highly desirable.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field

The annual salary range for Washington is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

Get IC Design Implementation and SignOff Architect jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Bright logo

Full Stack Software Engineer

Remote · UK-eligible
✓ From careers page· 22h ago
Interpublic Group logo

Director, Data Management

$145k–$175kNew York, NY
✓ From careers page· 22h ago
Interpublic Group logo

Manager, Data Management and Visualization

$90k–$100kRemote · US-eligible
✓ From careers page· 22h ago
Interpublic Group logo

Data Science and Analytics

London, UK
✓ From careers page· 22h ago

Frequently asked questions

What is the salary for IC Design Implementation and SignOff Architect at Cadence Design Systems?

The estimated salary range for IC Design Implementation and SignOff Architect at Cadence Design Systems is $154,000 - $286,000 USD per year.

Is IC Design Implementation and SignOff Architect at Cadence Design Systems a remote job?

Yes, IC Design Implementation and SignOff Architect at Cadence Design Systems is a remote position. Candidates in Seattle, WA, Toronto, ON, San Diego, CA, San Jose, CA, Austin, TX may be preferred.

What skills are required for IC Design Implementation and SignOff Architect at Cadence Design Systems?

The required skills for IC Design Implementation and SignOff Architect at Cadence Design Systems include: Python, Perl, Electrical Engineering.

What is the seniority level for IC Design Implementation and SignOff Architect at Cadence Design Systems?

IC Design Implementation and SignOff Architect at Cadence Design Systems is a Staff / Principal level position.

How do I apply for IC Design Implementation and SignOff Architect at Cadence Design Systems?

You can view the full description and apply for IC Design Implementation and SignOff Architect at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-ic-design-implementation-and-signoff-architect-sta-signoff-aiivv.