Cadence Design Systems logo

DFT Design Engineer

Cadence Design Systems

On-site
Austin, TX
Full-time
Mid Level
Senior
2+ yrs
Salary not listedPosted 1mo ago

Real job — pulled straight from Cadence Design Systems’s careers page · Verified July 4, 2026 · No reposts.

Job description

Cadence Design Systems is hiring a DFT Design Engineer — a full-time, based in Austin, TX role. Apply directly on Cadence Design Systems's careers page below.

DFT Design Engineer

Location: AUSTIN

Time Type: Full time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

US citizenship Required

We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position. Should follow systematic quality metrics driven ATPG pattern generation. It is highly desirable for candidate to possess hands-on knowledge of synthesis, verification and debugging Verilog testbenches.

Requirements;

  • Prior 2-10 years of professional experience in SoC/ASIC Digital Design with focus on Design for Test (DFT)

  • Should possess intimate knowledge of DFT insertion flows

  • Basic scan chain insertion using synthesis or other software tools

  • Experience in compression scan insertion, LBIST and other scan technologies

  • Intimate knowledge of memory build-in self-test (MBIST)

  • Expertise in Automatic Test Pattern Generation (ATPG) to achieve design test coverage goals

  • Debug and Analysis of failures to improve fault coverage

  • Verification of ATPG testbenches and debugging root cause of simulation mis-compares

  • Working knowledge of JTAG 1149.1/6, IEEE1500 and IEEE1687

  • Knowledge of timing analysis and equivalency checks would be added bonus

  • US citizenship Required

  • Ability to work in collaborative team environment

  • Prior experience with Cadence tools and flows is highly desirable

  • Should be able to finish DFT tasks independently

  • Strong problem-solving skills. Exhibit discipline, thoroughness, and methodical approach in solving problems

  • Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers

  • Self-driven and committed individual who can work in a fast-paced project environment

We’re doing work that matters. Help us solve what others can’t.

Get Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
AMD logo

AMD

New

Senior AI/ML Engineer

Belgrade, Serbia
✓ From careers page· 17m ago
AMD logo

AMD

New

Silicon Design Engineer

Shanghai, China
✓ From careers page· 17m ago
AMD logo

AMD

New

Silicon Design Verification Staff Engineer

Penang, Malaysia
✓ From careers page· 17m ago
AMD logo

AMD

New

Staff Design Verification Engineer

Cambridge, United Kingdom
✓ From careers page· 17m ago

Frequently asked questions

What skills are required for DFT Design Engineer at Cadence Design Systems?

The required skills for DFT Design Engineer at Cadence Design Systems include: Verilog.

What is the seniority level for DFT Design Engineer at Cadence Design Systems?

DFT Design Engineer at Cadence Design Systems is a Mid Level / Senior level position.

How do I apply for DFT Design Engineer at Cadence Design Systems?

You can view the full description and apply for DFT Design Engineer at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-dft-design-engineer-xb9sg.