Cadence Design Systems logo

Design Engineering Architect

Cadence Design Systems

On-site
Austin, TX
Full-time
Senior
Staff
10+ yrs
Salary not listedPosted 2mo ago

Real job — pulled straight from Cadence Design Systems’s careers page · Verified July 4, 2026 · No reposts.

Job description

Cadence Design Systems is hiring a Design Engineering Architect — a full-time, based in Austin, TX role. Apply directly on Cadence Design Systems's careers page below.

Design Engineering Architect

Location: AUSTIN

Time Type: Full time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence Solutions (North America) team is looking for an experienced candidate to lead Front End Design projects. This is a challenging and rewarding opportunity is for a highly motivated engineer with a passion for innovation and a proven track record of success in the semiconductor industry.

This is a leadership role where you will be responsible for:

Technical Leadership:

Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment.

Design & Microarchitecture:

Define and develop microarchitectural features for IPs and subsystems, ensuring they meet PPA goals.

RTL Development:

Write, debug, and optimize RTL code in Verilog, SystemVerilog, or VHDL to create complex digital logic.

Verification & Signoff:

Oversee pre-silicon verification activities, including Lint, Clock Domain Crossing (CDC), Formal Verification (FV), and other quality checks.

Collaboration:

Work closely with cross-functional teams, including Design Verification (DV), Physical Design (PD), Architecture, and firmware engineers, to ensure successful delivery.

Qualifications:

*10+ years of Front End design and/or verification with a BS/MS Engineering or Computer Sciences

*Proven experience in leading and managing complex engineering projects

*Rich experience in IP creation and/or SoC and IP (CPU, Memory, Interface) integration

*Expert in RTL design (Verilog), simulators debuggers

*Hands on Experience in Synthesis, SDC creation and support PD and STA teams.

*Experience in driving results in multi-disciplinary organization

Desirable:

A Self-motivated person with good communication and design management skills 

Experience with Cadence front end toolset

We’re doing work that matters. Help us solve what others can’t.

We’re doing work that matters. Help us solve what others can’t.

Get Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Optiver logo

FPGA Engineer

Amsterdam, North Holland
✓ From careers page· 28m ago
Optiver logo

FPGA Internship

Amsterdam, North Holland
✓ From careers page· 28m ago
Draper logo

Mixed Signal Electronic Design Engineer

$75k–$156kCambridge, MA
✓ From careers page· 3h ago
Samsung Semiconductor logo

Senior RTL Engineer, Memory Centric Computing

$138k–$206kSan Jose, CA
✓ From careers page· 7h ago

Frequently asked questions

What skills are required for Design Engineering Architect at Cadence Design Systems?

The required skills for Design Engineering Architect at Cadence Design Systems include: Verilog, SystemVerilog, VHDL.

What is the seniority level for Design Engineering Architect at Cadence Design Systems?

Design Engineering Architect at Cadence Design Systems is a Senior / Staff / Principal level position.

How do I apply for Design Engineering Architect at Cadence Design Systems?

You can view the full description and apply for Design Engineering Architect at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-design-engineering-architect-bdc7c.