Cadence Design Systems logo

Customer Engagement Engineer

Cadence Design Systems

On-site
Gyeonggi-do, South Korea
Full-time
Mid Level
3+ yrs
Salary not listedPosted 39m ago

Real job — pulled straight from Cadence Design Systems’s careers page · Verified October 22, 2026 · No reposts.

Job description

Cadence Design Systems is hiring a Customer Engagement Engineer — a full-time, based in Gyeonggi-do, South Korea role. Apply directly on Cadence Design Systems's careers page below.

Customer Engagement Engineer II - Xcelium

Location: GYEONGGI-DO (Seoul)

Time Type: Full time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • Work with R&D to identify and scope opportunities for the Cadence functional logic verification platform
  • Understand the Goal and Objective, then plan and execute and manage key technical evaluations by co-working proactively with existing and potential customers as well as team colleagues
  • Summarize the tasks and projects, and report to manager and share with team effectively
  • Train, ramp-up and accompany customer project.
  • Conduct basic and advanced trainings, presentations and demos as necessary.
  • Ramp-up other members of the team on the advanced verification technologies and tools.
  • Providing technical expertise to address clients’ queries, which need expert involvement
  • The candidate should possess minimum BS level of CS or EE with 3-5 years of industry experience.
  • Minimum 3 years hands-on, high expertise on hardware design & verification techniques.
  • Hands on experience using HDL simulator (e.g. ies, vcs or questa, but ies preferred) is a must.
  • Experience of RTL design or verification with Verilog / SV Language or C/C++ or System C.
  • Understanding standard BUS protocol like AMBA or interface protocol.
  • Hands on Verification experience using SystemVerilog/Verilog/VHDL/SystemC.
  • Experience on UVM methodology or similar one should be preferred.
  • Hands on Design experience using SystemVerilog, Verilog and VHDL.
  • Knowledge of VIPs, and code & functional coverage tools (IMC preferred) and technologies.
  • Knowledge of Metric Driven Verification (MDV) using vManager CS should be preferred.
  • Hands-on experience optimizing RTL, Gate-level simulation for improving performance by using standard profiling tools is a big plus.
  • Good communication skills in English and a strong desire for working in a global environment with customers and BU people.

We’re doing work that matters. Help us solve what others can’t.

Get Customer Engagement Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Soprasteria1 logo

FPGA/ASIC Architect

Toulouse, Occitanie
✓ From careers page· 2h ago
Soprasteria1 logo

FPGA/ASIC Engineer

Toulouse, Occitanie
✓ From careers page· 2h ago
Semtech logo

Design Verification Manager

$116k–$216kSan Diego, CA
✓ From careers page· 2h ago
Maania Consultancy Services logo

Senior FPGA Engineer

Houston, TX
✓ From careers page· 10h ago

Frequently asked questions

What skills are required for Customer Engagement Engineer at Cadence Design Systems?

The required skills for Customer Engagement Engineer at Cadence Design Systems include: Verilog, SystemVerilog, VHDL, C++.

What is the seniority level for Customer Engagement Engineer at Cadence Design Systems?

Customer Engagement Engineer at Cadence Design Systems is a Mid Level level position.

How do I apply for Customer Engagement Engineer at Cadence Design Systems?

You can view the full description and apply for Customer Engagement Engineer at Cadence Design Systems on EchoJobs: https://echojobs.io/job/cadence-design-systems-customer-engagement-engineer-ii-xcelium-duqpm.