
Real job — pulled straight from Broadcom’s careers page · Verified August 29, 2026 · No reposts.
Job description
Broadcom is hiring a Memory Layout Design Engineer — a full-time, based in Bangalore, India role. Apply directly on Broadcom's careers page below.
Memory Layout Design Engineer
Location: IND-Bangalore Electronic City - S1
Time Type: Full time
Job Description
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Job Requirements:
- Minimum 3 years of experience with strong layout knowledge.
- Bachelor's degree required.
- Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - CALIBRE & Hercules).
- Strong layout knowledge in submicron processes (e.g., A14, 2nm, 3nm, 5nm, 7nm).
- Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.
Job Description:
- Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.
- Manage scheduling, timelines, and layout floor-planning.
- Responsible for start-to-end deliverables with quality within the planned schedule.
- Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.
Skill Set (Memory):
- Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.
- Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Understanding of memory architecture, RC requirements, and the ability to plan signal and power based on layout guidelines.
- Knowledge of AI, automation in layout, Script Programming, and SKILL Programming is a plus.
- Ability to lead, train junior engineers, and manage projects effectively.
- Good knowledge of memory layout topology; experience with memory compilers is a plus.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Get Memory Layout Design Engineer jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs




Frequently asked questions
What is the seniority level for Memory Layout Design Engineer at Broadcom?
Memory Layout Design Engineer at Broadcom is a Mid Level / Senior level position.
How do I apply for Memory Layout Design Engineer at Broadcom?
You can view the full description and apply for Memory Layout Design Engineer at Broadcom on EchoJobs: https://echojobs.io/job/broadcom-memory-layout-design-engineer-ej0ds.