Astera Labs logo

Tech Lead Design Engineer

Astera Labs

On-site
San Jose, CA
Full-time
Senior
Manager
5+ yrs
$133k–$185kPosted 3w ago

Real job — pulled straight from Astera Labs’s careers page · Verified August 11, 2026 · No reposts.

Job description

Astera Labs is hiring a Tech Lead Design Engineer — a full-time, based in San Jose, CA role ($133k–$185k). Apply directly on Astera Labs's careers page below.

Senior/Staff Electronics Engineer - Board Validation

Location: San Jose, California, United States

Department: Board Validation

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

 

As a Senior/Staff Electronics Engineer you will join the Hardware Electrical Validation team at Astera Labs, linking between the Hardware Electrical Design teams and Post-Silicon Electrical Validation teams, among others. 

Note: This role is not post-silicon electrical validation; it is electrical validation of PCBAs and related hardware products.

Key Responsibilities

  • Support the Hardware Electrical Design teams with de-risking circuits and modules from project kick-off to gerber out.
  • Develop comprehensive hardware electrical validation plans using correct test methods and processes.
  • Bring up the PCBAs upon arrival in the lab, and execute the electrical validation plans to validate all circuits on the board.
  • Debug complex multi-point failures in hardware - power regulators, DPMs, clock synthesizers, digital control paths, I2C, SPI, etc.
  • Rework components on the PCBAs to unblock debugging activities.
  • Pre-empt and de-risk system validation architectures - collaborate with the System Validation teams.
  • Support hardware activities in auxiliary teams - Post-Silicon Electrical Validation, Product Apps, System Validation, FAEs, etc.
  • Support the new designs using knowledge of existing products to de-risk new features and requirements.
  • Self-informed of new industry test standards and equipment to introduce modern testing methodologies.
  • Specify test equipment, develop test fixtures, help improve hardware lab functions.

Required Skills

  • Demonstrated strong skills in electronic circuit analysis, comprehensive testing and debug
  • Bachelor degree in EE with 3+ years of experience in hardware test or design
  • Expert understanding of design and test for power regulators, PDNs, Bode, clock generators
  • Ability to produce test description from a schematic design, and execute and document results
  • Demonstrated knowledge of the full hardware product lifecycle from Project Kick-off to RTM
  • Lab equipment for hardware test - oscilloscopes, e-loads, VNA, TDR, environmental chambers, etc.
  • Automating lab equipment to optimize test processes, Python preferred

Preferred Skills

  • Measurements of high-speed interfaces - PCIe, DDR, 25/50G/100G SERDES, etc.
  • EMI/EMC compliance
  • Technical writing skills - ECOs, Bug Reports, Rework WIs, MCOs, etc.
  • PLM, Arena or equivalent
  • Understanding of the ASIC/silicon product development process

The base salary range is $160,000 USD - $200,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Get Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Astera Labs logo

Physical Design Engineer, Senior Principal

$207k–$230kSan Jose, CA
✓ From careers page· 2h ago
Cadence Design Systems logo
Positron logo

Director of ASIC Design

$200k–$350kAustin, TX
✓ From careers page· 8h ago
Tenstorrent logo

System IP RTL Design Lead

Bengaluru, Karnataka
✓ From careers page· 14h ago

Frequently asked questions

What is the salary for Tech Lead Design Engineer at Astera Labs?

The estimated salary range for Tech Lead Design Engineer at Astera Labs is $133,000 - $185,000 USD per year.

What skills are required for Tech Lead Design Engineer at Astera Labs?

The required skills for Tech Lead Design Engineer at Astera Labs include: Verilog, SystemVerilog, PCIe, Ethernet.

What is the seniority level for Tech Lead Design Engineer at Astera Labs?

Tech Lead Design Engineer at Astera Labs is a Senior / Manager level position.

How do I apply for Tech Lead Design Engineer at Astera Labs?

You can view the full description and apply for Tech Lead Design Engineer at Astera Labs on EchoJobs: https://echojobs.io/job/astera-labs-tech-lead-design-engineer-fre02.