SMTS Silicon Design Engineer ( SOC Verification Lead: CDP, Concurrency, Coherency )

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_ SMTS SILICON DESIGN ENGINEER THE ROLE (SOC Domain Verification Lead: CDP, Concurrency, Coherency): Drive and lead the SOC level verification activities for the domains, subsystem or signature IP’s in the complex SOC. He will be responsible for data path verification through CPU, Concurrency and Coherency across fabric. Work with customer on feature requirements, use case scenarios, test plan reviews to realize the SOC is meeting all functional aspects of the targeted domain after integrating the IP’s. Work with architecture and design team on high level arch, Integration, use case scenarios, config space etc. Work with IP team for IP Integration, IP requirement and deliverables. Work with vendors and ODC members for the successful project execution Work with program management team for SOC planning, schedule, resource demand/supply, critical path analysis and execution. THE PERSON: Leader with strong self-driving ability Need excellent communication skills (both written and oral) Strong problem-solving skills, go to person for SOC verification/Concurrency/Coherency/System level understanding/IP deployment/integration activities. KEY RESPONSIBILITIES: Core data path verification, coherency across cache and coherency across fabric. Running regular execution meetings and scrums to resolve bottlenecks with team. Project planning including schedule, deliverables, risk identification and mitigations options. Drive the team for the bug free silicon deliverable and increase the efficiency by adapting the possible automation in the environment. PREFERRED EXPERIENCE: Core data path verification and coherency across fabric. Expertise in IP, Subsystem and SOC Verification with specialization in Integration, verification tools & methodology and SOC signoff. Work with a team of Architects, Hardware and Software engineers to Define the product use case scenarios. Strong hands-on experience in different SOC Verification activities, UVM System Verilog, kv, X86, C++, HW/SW co-verification, Test plan review, Debug/triage, Coverage, bottleneck resolution, Strong Problem Solving, Automation and Debugging Skills, System bus protocol understanding including some of the common IPs like ACE, CHI, AXI, PCIe, DDR, memory controller etc. Comfortable with design/verification tools and flows like VCS, Verdi, SOC Connectivity, SV assertions, HW-SW co-simulations, UPF/CPF flows etc. Strong understanding of System integration, Make file flow, Verification Methodologies, Boot up sequence. Expertise in managing execution team, project planning, IP delivery timelines, deliverables and quality checks, Resource planning, critical path analysis, risks identification and mitigation plan. JIRA based project management is a plus. ACADEMIC CREDENTIALS: BE/B.Tech/ME/MTECH/MS or equivalent in ECE/EEE/CSE ~15-17 years of strong DV experience in IP, Sub System & SOC Verification, IP deployment/integration. #LI-SR4 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

SMTS SILICON DESIGN ENGINEER THE ROLE (SOC Domain Verification Lead: CDP, Concurrency, Coherency): Drive and lead the SOC level verification activities for the domains, subsystem or signature IP’s in the complex SOC. He will be responsible for data path verification through CPU, Concurrency and Coherency across fabric. Work with customer on feature requirements, use case scenarios, test plan reviews to realize the SOC is meeting all functional aspects of the targeted domain after integrating the IP’s. Work with architecture and design team on high level arch, Integration, use case scenarios, config space etc. Work with IP team for IP Integration, IP requirement and deliverables. Work with vendors and ODC members for the successful project execution Work with program management team for SOC planning, schedule, resource demand/supply, critical path analysis and execution. THE PERSON: Leader with strong self-driving ability Need excellent communication skills (both written and oral) Strong problem-solving skills, go to person for SOC verification/Concurrency/Coherency/System level understanding/IP deployment/integration activities. KEY RESPONSIBILITIES: Core data path verification, coherency across cache and coherency across fabric. Running regular execution meetings and scrums to resolve bottlenecks with team. Project planning including schedule, deliverables, risk identification and mitigations options. Drive the team for the bug free silicon deliverable and increase the efficiency by adapting the possible automation in the environment. PREFERRED EXPERIENCE: Core data path verification and coherency across fabric. Expertise in IP, Subsystem and SOC Verification with specialization in Integration, verification tools & methodology and SOC signoff. Work with a team of Architects, Hardware and Software engineers to Define the product use case scenarios. Strong hands-on experience in different SOC Verification activities, UVM System Verilog, kv, X86, C++, HW/SW co-verification, Test plan review, Debug/triage, Coverage, bottleneck resolution, Strong Problem Solving, Automation and Debugging Skills, System bus protocol understanding including some of the common IPs like ACE, CHI, AXI, PCIe, DDR, memory controller etc. Comfortable with design/verification tools and flows like VCS, Verdi, SOC Connectivity, SV assertions, HW-SW co-simulations, UPF/CPF flows etc. Strong understanding of System integration, Make file flow, Verification Methodologies, Boot up sequence. Expertise in managing execution team, project planning, IP delivery timelines, deliverables and quality checks, Resource planning, critical path analysis, risks identification and mitigation plan. JIRA based project management is a plus. ACADEMIC CREDENTIALS: BE/B.Tech/ME/MTECH/MS or equivalent in ECE/EEE/CSE ~15-17 years of strong DV experience in IP, Sub System & SOC Verification, IP deployment/integration. #LI-SR4

Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Tags: No, INR ₹4,293,240.00/Yr., INR ₹6,133,200.00/Yr., Global Careers (do not use for US or Canada)