AMD logo

Senior Physical Design Engineer

AMD

On-site
Hyderabad, India
Full-time
Senior
8+ yrs
Salary not listedPosted 8h ago

Real job — pulled straight from AMD’s careers page · Verified August 22, 2026 · No reposts.

Job description

AMD is hiring a Senior Physical Design Engineer — a full-time, based in Hyderabad, India role. Apply directly on AMD's careers page below.



ADVANCE YOUR CAREER. ADVANCE THE WORLD. 

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. 

 

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.




 

THE ROLE: 

The focus of this role is to plan, build, and execute the Physical Design for complex Chiplets in Server SoC in advanced technology nodes.  

 

KEY RESPONSIBILITIES: 

  • Hands on experience with Block level and Top-level physical implementation.
  • Good understanding and hands-on experience in lower node technologies. (5nm or below)
  • Drive the design and implementation of large design blocks from initial concept through to tape-out.
  • Execute synthesis for high-speed designs and lead the Place and Route processes while meticulously analyzing design results for optimization.
  • Collaborate closely with cross-functional teams, including RTL/Logic designers, to facilitate seamless integration and problem resolution.
  • Demonstrate strong problem-solving and work well with cross-functional teams
  • Good listening, writing, and speaking English
  • Good communication skills, strong interpersonal skills and flexibility
  • Dedicated, hardworking and good team player
  • Familiar with Unix/Linux environment and good at scripts

 

PREFERRED EXPERIENCE: 

  • Hands on experience in place and route flows including multi-voltage designs
  • Hands on experience in industry standard Place & Route tools such as Fusion Compiler , ICC2 and Innovus
  • Hands on experience with any of synthesis, STA, or physical verification domains
  • Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables, electrical checks using FM & VSI
  • Good control over scripting languages like Python, PERL, TCL and strong debug capabilities

 

ACADEMIC CREDENTIALS: 

  • Masters or Bachelor’s degree in Electronics Engineering
  • 8-12 years of experience in Physical Design flow and methodology development on advanced nodes such as 5nm & 3nm
  • Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk
  • Strong problem-solving skills and analytical thinking
  • Team player, good work ethic, and excellent communication skills

 

#LI-PK2




Benefits offered are described: AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.



 

THE ROLE: 

The focus of this role is to plan, build, and execute the Physical Design for complex Chiplets in Server SoC in advanced technology nodes.  

 

KEY RESPONSIBILITIES: 

  • Hands on experience with Block level and Top-level physical implementation.
  • Good understanding and hands-on experience in lower node technologies. (5nm or below)
  • Drive the design and implementation of large design blocks from initial concept through to tape-out.
  • Execute synthesis for high-speed designs and lead the Place and Route processes while meticulously analyzing design results for optimization.
  • Collaborate closely with cross-functional teams, including RTL/Logic designers, to facilitate seamless integration and problem resolution.
  • Demonstrate strong problem-solving and work well with cross-functional teams
  • Good listening, writing, and speaking English
  • Good communication skills, strong interpersonal skills and flexibility
  • Dedicated, hardworking and good team player
  • Familiar with Unix/Linux environment and good at scripts

 

PREFERRED EXPERIENCE: 

  • Hands on experience in place and route flows including multi-voltage designs
  • Hands on experience in industry standard Place & Route tools such as Fusion Compiler ,  ICC2 and Innovus
  • Hands on experience with any of synthesis, STA, or physical verification domains
  • Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables,  electrical checks using FM & VSI
  • Good control over scripting languages like Python, PERL, TCL and strong debug capabilities

 

ACADEMIC CREDENTIALS: 

  • Masters or Bachelor’s degree in Electronics Engineering
  • 8-12 years of experience in Physical Design flow and methodology development on advanced nodes such as 5nm & 3nm
  • Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk
  • Strong problem-solving skills and analytical thinking
  • Team player, good work ethic, and excellent communication skills

 

#LI-PK2



Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.



Tags: No, INR ₹3,338,160.00/Yr., INR ₹4,768,800.00/Yr., Global Careers (do not use for US or Canada)

Get Senior Physical Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Exadel logo

Senior Software Engineer (Python, Java, Golang)

Brazil
✓ From careers page· 12m ago
OAK'S LAB logo

Tech Lead

Serbia
✓ From careers page· 14m ago
OAK'S LAB logo

Tech Lead

Portugal
✓ From careers page· 14m ago
OAK'S LAB logo

Fullstack Engineer

Turkey
✓ From careers page· 14m ago

Frequently asked questions

What skills are required for Senior Physical Design Engineer at AMD?

The required skills for Senior Physical Design Engineer at AMD include: Python, Perl.

What is the seniority level for Senior Physical Design Engineer at AMD?

Senior Physical Design Engineer at AMD is a Senior level position.

How do I apply for Senior Physical Design Engineer at AMD?

You can view the full description and apply for Senior Physical Design Engineer at AMD on EchoJobs: https://echojobs.io/job/amd-senior-physical-design-engineer-server-soc-chiplet-implementation-sefzn.