Senior Manager Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.  

SENIOR MANAGER SILICON DESIGN ENGINEER  

 

The focus of this role in the AECG ASIC organization is to lead design & verification for next generation ASICs that meet Engineering, Business and Customer requirements.

 

THE PERSON:

 

You have a passion to lead high performance ASIC verification and emulation teams. You are a team player who has excellent communication skills and experience collaborating in a corporate environment with other architects & engineers located in different sites/time-zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

 

KEY RESPONSIBILITIES: 

• SoC RTL Integration for complex digital blocks and ASIC top level to ensure high quality
• Verifying RTL implementation for complex digital blocks and ASIC top level to ensure high quality
• Develop design and verification strategies for new features, plan volume validation and coverage strategies
• Writing testplan, developing testbenches, coding test/sequences and checker to support IP level verification in constrained-random and/or directed verification environments using System Verilog & UVM
• Drive coverage analysis and take necessary actions to meet coverage goals
• Integrate VIPs as needed
• Closely work with design teams to drive feature enablement
• Lead internal and external teams

 c

PREFERRED EXPERIENCE: 

• Strong foundation in SoC architecture and processor systems with proven years of experience 
• Good analytical problem solving, and attention to details
• Working knowledge of C, SystemC, and Python
• Excellent written and verbal communication skills
• Knowledge of CPU, AXI Interconnect, and I/O peripherals
• Knowledge of SOC development flow and accelerator IP
• Experience in micro-architecture and digital design/verification
• Knowledge of power management, boot, security and RAS architectures
• Exposure to performance modeling and analysis
• Expert experience with implementation of UVM/OVM and/or Verilog, System Verilog test benches and/or BFMs is required
• Working experience in full chip emulation using industry standard emulators from Synopsys, Cadence and Mentor.
• Knowledge of bus protocols like AXI/AHB
• Knowledge of protocols like PCIe, Ethernet and/or NVMe preferred
• Strong understanding of simulation tools and knowledge of scripting languages like Perl, tcl or cshell
• Highly motivated, Self-starter individual with ability to work in a fast-paced team environment
•  

EDUCATION & EXPERIENCE: 

• BS, MS or PhD degree in in Electrical Engineering or Computer Science. 10years of experience in an ASIC architect role leading to an understanding of end-end development.

 

#LI-AB1

 

Benefits offered are described: AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.

SENIOR MANAGER SILICON DESIGN ENGINEER  

 

The focus of this role in the AECG ASIC organization is to lead design & verification for next generation ASICs that meet Engineering, Business and Customer requirements.  

 

THE PERSON:

 

You have a passion to lead high performance ASIC verification and emulation teams. You are a team player who has excellent communication skills and experience collaborating in a corporate environment with other architects & engineers located in different sites/time-zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

 

KEY RESPONSIBILITIES: 

• SoC RTL Integration for complex digital blocks and ASIC top level to ensure high quality
• Verifying RTL implementation for complex digital blocks and ASIC top level to ensure high quality
• Develop design and verification strategies for new features, plan volume validation and coverage strategies
• Writing testplan, developing testbenches, coding test/sequences and checker to support IP level verification in constrained-random and/or directed verification environments using System Verilog & UVM
• Drive coverage analysis and take necessary actions to meet coverage goals
• Integrate VIPs as needed
• Closely work with design teams to drive feature enablement
• Lead internal and external teams

 c

PREFERRED EXPERIENCE: 

• Strong foundation in SoC architecture and processor systems with proven years of experience 
• Good analytical problem solving, and attention to details
• Working knowledge of C, SystemC, and Python
• Excellent written and verbal communication skills
• Knowledge of CPU, AXI Interconnect, and I/O peripherals
• Knowledge of SOC development flow and accelerator IP
• Experience in micro-architecture and digital design/verification
• Knowledge of power management, boot, security and RAS architectures
• Exposure to performance modeling and analysis
• Expert experience with implementation of UVM/OVM and/or Verilog, System Verilog test benches and/or BFMs is required
• Working experience in full chip emulation using industry standard emulators from Synopsys, Cadence and Mentor.
• Knowledge of bus protocols like AXI/AHB
• Knowledge of protocols like PCIe, Ethernet and/or NVMe preferred
• Strong understanding of simulation tools and knowledge of scripting languages like Perl, tcl or cshell
• Highly motivated, Self-starter individual with ability to work in a fast-paced team environment
•  

  

EDUCATION & EXPERIENCE: 

• BS, MS or PhD degree in in Electrical Engineering or Computer Science. 10years of experience in an ASIC architect role leading to an understanding of end-end development.

 

#LI-AB1

 

Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.

Tags: No, INR ₹5,960,430.00/Yr., INR ₹8,514,900.00/Yr., Global Careers (do not use for US or Canada)