AMD logo

Power Analysis and Optimization Engineer

AMD

Hybrid
Austin, TX
Full-time
Mid Level
2+ yrs
$101k–$145kPosted 1h ago

Real job — pulled straight from AMD’s careers page · Verified September 30, 2026 · No reposts.

Job description

AMD is hiring a Power Analysis and Optimization Engineer — a full-time, based in Austin, TX role ($101k–$145k). Apply directly on AMD's careers page below.



ADVANCE YOUR CAREER. ADVANCE THE WORLD. 

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. 

 

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.




THE ROLE:

Technical, hands-on engineer responsible for Datacenter Server SOC power management feature optimization, power characterization and Product definition

 

 

KEY RESPONSIBILITIES:

  • Interface with silicon, power architect, firmware and platform team to close power management feature evaluation in pre-silicon phase
  • Develop test plans for post silicon power management feature tunning and power charz
  • Post silicon power management feature tuning to optimize power and performance
  • Post silicon power charz and correlation
  • Optimize and finalize fuse recipe with manufacture team to lock product definition

 

REQUIRED EXPERIENCE:

  • Knowledge of computer hardware architecture (CPU/APU, x86, PCIe, memory, bus logic) and software architecture (driver, bios, firmware usage)
  • Knowledge and experience of power management feature enablement and optimization
  • Experience working with manufacture team and good understanding on binning strategy
  • Understanding of modern x86 microprocessor architecture and Server platform architecture is highly desired
  • Experience developing validation methodologies and infrastructure
  • Able to execute and drive success of programs with multiple projects on the go
  • Debug skills at both SoC and system level
  • Familiarity with programming / scripting language (C/C++, Python, Perl, ...)
  • Working knowledge of Server OSes (Linux, Windows Server)
  • Must be a self-starting team player with excellent communication skills who can work with minimal guidance
  • Forward thinker that drives improvement to development process, code architecture and fosters a spirit of innovation and continuous improvement
  • Strong verbal and written English communication skills

 

PREFERRED EXPERIENCE:

  • Working knowledge of lab equipment such as NIDAQ, oscilloscopes, logic analyzers and protocol analyzers
  • Self-organizing and the ability multitask based on priorities

 

ACADEMIC CREDENTIALS:

  • Bachelor’s degree or higher in Electrical/Computer Engineering or Electronics / Computer Science related with a minimum of a couple of years of experience in SoC validation and debug.

 

LOCATION:

Austin, Texas

 

THIS ROLE IS NOT ELIGIBLE FOR VISA SPONSORSHIP.

 

#LI-AG1

 

#LI-HYBRID 

 

THIS ROLE IS NOT ELIGIBLE FOR VISA SPONSORSHIP.




Benefits offered are described: AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.



THE ROLE:

Technical, hands-on engineer responsible for Datacenter Server SOC power management feature optimization, power characterization and Product definition

 

 

KEY RESPONSIBILITIES:

  • Interface with silicon, power architect, firmware and platform team to close power management feature evaluation in pre-silicon phase
  • Develop test plans for post silicon power management feature tunning and power charz 
  • Post silicon power management feature tuning to optimize power and performance
  • Post silicon power charz and correlation
  • Optimize and finalize fuse recipe with manufacture team to lock product definition

 

REQUIRED EXPERIENCE:

  • Knowledge of computer hardware architecture (CPU/APU, x86, PCIe, memory, bus logic) and software architecture (driver, bios, firmware usage)
  • Knowledge and experience of power management feature enablement and optimization
  • Experience working with manufacture team and good understanding on binning strategy
  • Understanding of modern x86 microprocessor architecture and Server platform architecture is highly desired
  • Experience developing validation methodologies and infrastructure
  • Able to execute and drive success of programs with multiple projects on the go
  • Debug skills at both SoC and system level
  • Familiarity with programming / scripting language (C/C++, Python, Perl, ...)
  • Working knowledge of Server OSes (Linux, Windows Server)
  • Must be a self-starting team player with excellent communication skills who can work with minimal guidance
  • Forward thinker that drives improvement to development process, code architecture and fosters a spirit of innovation and continuous improvement
  • Strong verbal and written English communication skills

 

PREFERRED EXPERIENCE:

  • Working knowledge of lab equipment such as NIDAQ, oscilloscopes, logic analyzers and protocol analyzers
  • Self-organizing and the ability multitask based on priorities

 

ACADEMIC CREDENTIALS:

  • Bachelor’s degree or higher in Electrical/Computer Engineering or Electronics / Computer Science related with a minimum of a couple of years of experience in SoC validation and debug.

 

LOCATION:

Austin, Texas

 

THIS ROLE IS NOT ELIGIBLE FOR VISA SPONSORSHIP.

 

#LI-AG1

 

#LI-HYBRID 

 

THIS ROLE IS NOT ELIGIBLE FOR VISA SPONSORSHIP.



Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.



Tags: No, USD $101,290.00/Yr., USD $144,700.00/Yr., US Careers (External)

Get Power Analysis and Optimization Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Axon logo

Axon

New

Senior Electrical Engineer, Schematic and Circuit Board Design

$113k–$197kRemote · US-eligible
✓ From careers page· 3h ago
Axon logo

Axon

New

Senior Electrical Engineer, Schematic and Circuit Board Design

$113k–$197kRemote · US-eligible
✓ From careers page· 3h ago
Axon logo

Axon

New

Senior Electrical Engineer, Schematic and Circuit Board Design

$113k–$197kBoston, MA
✓ From careers page· 3h ago
Accenture logo

Functional Verification Engineer

Bengaluru
✓ From careers page· 4h ago

Frequently asked questions

What is the salary for Power Analysis and Optimization Engineer at AMD?

The estimated salary range for Power Analysis and Optimization Engineer at AMD is $101,000 - $145,000 USD per year.

What skills are required for Power Analysis and Optimization Engineer at AMD?

The required skills for Power Analysis and Optimization Engineer at AMD include: PCIe, C++, Python, Perl, Linux, Windows Server.

What is the seniority level for Power Analysis and Optimization Engineer at AMD?

Power Analysis and Optimization Engineer at AMD is a Mid Level level position.

How do I apply for Power Analysis and Optimization Engineer at AMD?

You can view the full description and apply for Power Analysis and Optimization Engineer at AMD on EchoJobs: https://echojobs.io/job/amd-power-analysis-and-optimization-engineer-bybhx.