AMD logo

Low Power Design Engineer

AMD

On-site
Hyderabad, India
Full-time
Mid Level
Salary not listedPosted 2w ago

Real job — pulled straight from AMD’s careers page · Verified August 22, 2026 · No reposts.

Job description

AMD is hiring a Low Power Design Engineer — a full-time, based in Hyderabad, India role. Apply directly on AMD's careers page below.



ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

 

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.




THE ROLE: 

The focus of this role is to plan, build, Design/Integration of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.

THE PERSON:

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

Key Responsibilities

  • Define SoC and subsystem power architecture.
  • Develop and maintain power intent using UPF/CPF methodologies.
  • Implement low-power techniques such as:
    • Power gating
    • Clock gating
    • Multi-voltage domains
    • Dynamic Voltage and Frequency Scaling (DVFS)
    • Retention and isolation strategies
  • Collaborate with RTL designers to integrate low-power features.
  • Run and debug low-power checks using EDA tools.
  • Perform power estimation, analysis, and optimization throughout the design cycle.
  • Drive power signoff activities and ensure compliance with project power budgets.
  • Support functional verification teams in low-power verification planning and execution.

Required Skills

Technical Skills

  • Strong knowledge of digital IC/SoC design flow.
  • Expertise in:
    • UPF (Unified Power Format)
    • CPF (Common Power Format)
    • Power-aware simulation and verification
    • Low-power design methodologies
  • Experience with industry-standard EDA tools (Synopsys, Cadence, Siemens/Mentor).
  • Understanding of RTL design (Verilog/SystemVerilog).
  • Knowledge of static timing, synthesis, and implementation flows.
  • Familiarity with power analysis tools and methodologies.

Programming/Scripting

  • Tcl
  • Perl/Python
  • Shell scripting

 

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering 
#LI-AA1

 




Benefits offered are described: AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.



THE ROLE: 

The focus of this role is to plan, build, Design/Integration of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.  

  

THE PERSON:  

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

  

Key Responsibilities

  • Define SoC and subsystem power architecture.
  • Develop and maintain power intent using UPF/CPF methodologies.
  • Implement low-power techniques such as:
    • Power gating
    • Clock gating
    • Multi-voltage domains
    • Dynamic Voltage and Frequency Scaling (DVFS)
    • Retention and isolation strategies
  • Collaborate with RTL designers to integrate low-power features.
  • Run and debug low-power checks using EDA tools.
  • Perform power estimation, analysis, and optimization throughout the design cycle.
  • Drive power signoff activities and ensure compliance with project power budgets.
  • Support functional verification teams in low-power verification planning and execution.

Required Skills

Technical Skills

  • Strong knowledge of digital IC/SoC design flow.
  • Expertise in:
    • UPF (Unified Power Format)
    • CPF (Common Power Format)
    • Power-aware simulation and verification
    • Low-power design methodologies
  • Experience with industry-standard EDA tools (Synopsys, Cadence, Siemens/Mentor).
  • Understanding of RTL design (Verilog/SystemVerilog).
  • Knowledge of static timing, synthesis, and implementation flows.
  • Familiarity with power analysis tools and methodologies.

Programming/Scripting

  • Tcl
  • Perl/Python
  • Shell scripting

 

ACADEMIC CREDENTIALS:  

  • Bachelors or Masters degree in computer engineering/Electrical Engineering 
#LI-AA1

 



Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

 

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.



Tags: No, INR ₹3,338,160.00/Yr., INR ₹4,768,800.00/Yr., Global Careers (do not use for US or Canada)

Get Design Engineer jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Johnson & Johnson logo

Electrical Engineering Co-Op

$49k–$109kCincinnati, OH
✓ From careers page· 2h ago
Astera Labs logo

Physical Design Engineer, Senior Principal

$207k–$230kSan Jose, CA
✓ From careers page· 5h ago
Cadence Design Systems logo
Positron logo

Director of ASIC Design

$200k–$350kAustin, TX
✓ From careers page· 10h ago

Frequently asked questions

What skills are required for Low Power Design Engineer at AMD?

The required skills for Low Power Design Engineer at AMD include: Verilog, SystemVerilog, Python.

What is the seniority level for Low Power Design Engineer at AMD?

Low Power Design Engineer at AMD is a Mid Level level position.

How do I apply for Low Power Design Engineer at AMD?

You can view the full description and apply for Low Power Design Engineer at AMD on EchoJobs: https://echojobs.io/job/amd-low-power-design-engineer-rtl-sqodv.