Real job — pulled straight from Ambarella’s careers page · Verified July 23, 2026 · No reposts.
Job description
Ambarella is hiring a VLSI Design Verification Engineer — a full-time, based in Hsinchu, Taiwan role. Apply directly on Ambarella's careers page below.
VLSI Design Verification Engineer_2
Location: Taiwan Hsinchu
Time Type: Full time
Job Description
AI Vision Processors For Edge Applications
Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.
Job Description
We are looking for talented engineers to join our VLSI Verification team. You’ll work on next-generation SoCs, applying advanced verification methodologies (SystemVerilog/UVM, coverage-driven, assertion-based) and leveraging AI-assisted tools to accelerate testplan writing, assertion development, and debug.
Responsibilities
• Develop and execute verification plans for complex SoCs/IPs
• Build testbenches, assertions, and coverage models
• Collaborate with architects, designers, and post-silicon teams
• Ensure correctness and reliability of cutting-edge designs
Why Join Us
• Cutting-edge verification with AI-powered flows
• Work alongside global world-class engineers
• Accelerated growth in a learning-driven culture
If you are smart, curious, and eager to learn, join us and shape the future of silicon innovation!
Qualifications
• Bachelor’s, Master’s, or PhD in EE/CS or related field
• Strong background in digital design and computer architecture
• Experience with SystemVerilog/UVM/Verilog/C/C++ (script with Perl/Python is a plus)
• Strong debugging, analytical, and problem-solving skills
Get VLSI Design Verification Engineer jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs
Frequently asked questions
What skills are required for VLSI Design Verification Engineer at Ambarella?
The required skills for VLSI Design Verification Engineer at Ambarella include: SystemVerilog, Verilog, C, C++, Perl, Python.
What is the seniority level for VLSI Design Verification Engineer at Ambarella?
VLSI Design Verification Engineer at Ambarella is a Entry / Mid Level / Senior / Staff / Principal level position.
How do I apply for VLSI Design Verification Engineer at Ambarella?
You can view the full description and apply for VLSI Design Verification Engineer at Ambarella on EchoJobs: https://echojobs.io/job/ambarella-vlsi-design-verification-engineer-2-mcfl9.