Ambarella logo

ASIC Design Engineer

Ambarella

On-site
US Headquarters
Full-time
Entry
Mid Level
$130k–$160kPosted 14m ago

Real job — pulled straight from Ambarella’s careers page · Verified October 16, 2026 · No reposts.

Job description

Ambarella is hiring a ASIC Design Engineer — a full-time, based in US Headquarters role ($130k–$160k). Apply directly on Ambarella's careers page below.

ASIC Design Engineer II

Location: US Headquarters

Time Type: Full time

Job Description

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Job Description

Key Responsibilities:

Position Responsibilities:

Design and implement video compression, image processing, vector processing, neural network accelerators, processor cores, and memory subsystems using Verilog and SystemVerilog. Perform logic design, implementation, and verification utilizing Verilog, SystemVerilog, and relevant programming and scripting languages. Synthesize and optimize RTL for performance, area, and power efficiency. Develop and enhance front-end design methodologies and tool flows. Contribute to chip bring-up and validation efforts. Analyze code and functional coverage metrics, and collaborate with the verification team to identify and address coverage gaps.

Qualifications:

Master’s degree in Electrical, Electronics, or Computer Engineering, with 0–5 years of relevant experience. Solid understanding of computer architecture, logic design, and VLSI design principles. Proficiency in SystemVerilog, Verilog, and Perl. Familiarity with design verification methodologies and functional coverage concepts. Experience with scripting languages and the ability to write assembly language programs. Strong communication skills and a collaborative, team-oriented mindset. Demonstrated problem-solving skills and analytical thinking. Knowledge of logic synthesis and timing closure is a plus.

Why Join Us?

  • Work on industry-leading products in an innovative and collaborative environment.

  • Make a direct impact on technologies used in autonomous vehicles, smart cameras, and more.

  • Competitive compensation, excellent benefits, and career development opportunities.

The base range is $130,000 -$160,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits. Be a part of something extraordinary.

Get ASIC Design Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Altera logo

Full Chip Timing Modeling and Integration Engineer

$133k–$193kSan Jose, CA
✓ From careers page· 5h ago
Altera logo

Software Enabling and Optimization Engineer

Penang, Malaysia
✓ From careers page· 5h ago
Altera logo

High Level Synthesis Compiler Engineer (Intern)

Marlow, Buckinghamshire, United Kingdom
✓ From careers page· 5h ago
Altera logo

FPGA IP Design Engineer - Intern

$95k–$100kToronto, ON
✓ From careers page· 5h ago

Frequently asked questions

What is the salary for ASIC Design Engineer at Ambarella?

The estimated salary range for ASIC Design Engineer at Ambarella is $130,000 - $160,000 USD per year.

What skills are required for ASIC Design Engineer at Ambarella?

The required skills for ASIC Design Engineer at Ambarella include: Verilog, SystemVerilog, Perl, Assembly.

What is the seniority level for ASIC Design Engineer at Ambarella?

ASIC Design Engineer at Ambarella is a Entry / Mid Level level position.

How do I apply for ASIC Design Engineer at Ambarella?

You can view the full description and apply for ASIC Design Engineer at Ambarella on EchoJobs: https://echojobs.io/job/ambarella-asic-design-engineer-ii-4ymqt.