Signal Integrity and Packaging Engineer

- BSc in Electrical Engineering or in related field
- Background in board design, or lab measurement of digital high-speed interfaces.
- Familiarity with Signal and Power integrity simulation tools.
- Familiarity with high-speed digital interfaces such as DRAM/PCIe/SerDes.
- Previous experience with lab equipment (e.g oscilloscope, spectrum analyzer)
- Familiarity with simulation/extraction tools (e.g. HFSS, Sigrity, HSpice)

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.
Annapurna Labs is the team behind AWS Graviton the industry's most advanced ARM-based server SoC.
We operate like a start-up with the scale of the world's largest cloud provider.

The SIP (Signal-Integrity & Packaging) team is part of Annapurna-Lab’s Chip development team.
The team is dealing with the external electrical interfaces of the device, from their Signal/Power-integrity and electrical usage perspectives.
The team’s work includes close work with the BackEnd team on integrating these interfaces to the Die, the package layout design of the BGA’s substrate, Signal and power integrity simulations, and working with the system team to come up with optimal pin-out and optimal PCB breakout schemes.
We are looking for highly motivated Electrical Engineering graduates, or engineers with up to 3 years' experience in related fields, to join our growing team specializing in Signal Integrity and IC Package Design. The position offers a unique entry point into a diverse and multidisciplinary domain.

Key job responsibilities
• Work on advanced high-speed interfaces such as PCIe, DDR and Ethernet.
• End-to-end solution of high-speed interfaces; from floor-planning at the DIE level, through Package and PCB routing, addressing both robust SI/PI considerations as well as optimizing layout routing.
• Signal and power integrity modeling and simulation of high-speed interconnects using advanced SI/PI simulation tools.