ASIC Verification Engineer

- Bachelor's degree in Electrical Engineering or a related field
- Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
- Master's degree in Electrical or Communications Engineering or a related field
- Experience working with high-performance industry standard buses like AMBA AXI4
- Experience with industry standard tools and scripting languages (Python or Perl) for automation
- Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits.

USA, MA, North Reading - 153,600.00 - 215,000.00 USD annually
Join the team that delivers highly differentiated silicon powering Blink and Ring battery-powered devices. Our verification team operates on state-of-the-art SoCs within a vertically integrated environment, contributing to early architectural and micro-architectural trade-offs that reduce time-to-revenue by compressing the DV cycle. In this role you will use bit-accurate C reference models as golden baselines to verify image and video processing subsystems, build and maintain UVM-based testbench environments with automated stimulus generation and scoreboarding, and drive gate-level simulations to ensure timing-accurate, power-aware signoff. Our integrated verification and validation flow spans architectural modeling through post-silicon bring-up — giving engineers end-to-end visibility into the designs they verify. The team works backwards from customer requirements to deliver ultra-low-power, energy-efficient products incorporating the latest in AI, video processing, low-power communications, and advanced CMOS fabrication technology.

Key job responsibilities
- Use and/or build bit accurate C models

- Evaluate block and sub-systems for testability/verifiability

- Write and execute comprehensive block and system level testplans

- Build assertions, traffic generators and scoreboards

- Build and assess RTL coverage metrics