Altera logo

Senior Design Engineer

Altera

On-site
Madhapur
Full-time
Senior
8+ yrs
Salary not listedPosted 30m ago

Real job — pulled straight from Altera’s careers page · Verified November 8, 2026 · No reposts.

Job description

Altera is hiring a Senior Design Engineer — a full-time, based in Madhapur role. Apply directly on Altera's careers page below.

Senior Design Engineer

Location: Regus, Madhapur

Time Type: Full time

Job Description

Job Details:

Job Description:

Altera, a leader in programmable solutions from cloud to edge, delivers cutting-edge FPGA, CPLD, and IP technologies. We are driving innovation in high-speed connectivity, AI acceleration, and next-generation data infrastructure. Our mission is to empower engineers to design and deploy advanced systems with unmatched flexibility and performance.

We are seeking a talented Logic Design Engineer to develop and optimize mixed-signal and high-speed IPs for integration into full-chip designs.


Key Responsibilities:

1. Participate in design development tasks throughout the IP development flow.

2. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP.

3. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs.

4. Applies various strategies, tools, and methods to write RTL and optimize the logic to quality the design to meet the IP release requirement.

5. Involve in design example creation, simulation example creation, IP integration and release process.

6. Involve in IP design example brings up on hardware, hardware verification and failure debugging.

Qualifications:

1. 8+ years' experience with bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.

2. Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis

3. Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script

4. Experience in FPGA design and programming is a plus.

5. Experience in RTL validation is a plus.

6. Ability to work with different teams, good communication and problem-solving skills.

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

Regus, Madhapur

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Get Design Engineer jobs like this→

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
Altera logo

FPGA Silicon Validation Engineer

Bengaluru, Karnataka
✓ From careers page· 30m ago
Altera logo

Lead Engineer, Design and Architecture

$232k–$330kSan Jose, CA
✓ From careers page· 30m ago
Altera logo

RTL Engineer, Physical AI Solutions

$149k–$238kSan Jose, CA
✓ From careers page· 31m ago
AFRY logo

AFRY

New

FPGA Designer

Stockholm, SE
✓ From careers page· 2h ago

Frequently asked questions

What skills are required for Senior Design Engineer at Altera?

The required skills for Senior Design Engineer at Altera include: SystemVerilog, C, C++, Perl, Python, FPGA.

What is the seniority level for Senior Design Engineer at Altera?

Senior Design Engineer at Altera is a Senior level position.

How do I apply for Senior Design Engineer at Altera?

You can view the full description and apply for Senior Design Engineer at Altera on EchoJobs: https://echojobs.io/job/altera-senior-design-engineer-dt0o4.