Altera logo

Principal NoC IP Micro-Architect

Altera

On-site
Penang, Malaysia
Full-time
Principal
15+ yrs
Salary not listedPosted 1mo ago

Real job — pulled straight from Altera’s careers page · Verified July 12, 2026 · No reposts.

Job description

Altera is hiring a Principal NoC IP Micro-Architect — a full-time, based in Penang, Malaysia role. Apply directly on Altera's careers page below.

Principal NoC IP Micro-Architect

Location: Penang 15, Penang, Malaysia

Time Type: Full time

Job Description

Job Details:

Job Description:

  • Develops the logic design, register transfer level (RTL) coding, and simulation for Network on Chip IPs and potentially other FPGA IPs & subsystem for integration in full chip designs.

  • Participates in the definition of architecture and microarchitecture features of the block being designed.

  • Creates prototypes, simulates models, and specifies systems requirements.

  • Prepares and designs logic diagrams and codes for implementing system design and test specifications.

  • Delivers software models for device level bring up, including user visible functionality, timing, and power.

  • Applies RTL implementation techniques to qualify the design to meet required power, performance, and area goals, partnering with physical implementation team.

  • Strong understanding of the design methodology & advance EDA tools like timing constrains verification, RTL lint, CDC, RDC & DFT to ensure high quality IP development as well as deploying automation & AI to enhanced the development efficiency.

  • Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.

  • As a senior designer of the team, you're also expected to groom next level technical members, technically oversee & guide the entire NOC team as well as proactively anticipate potential design challenges & roadblocks and take mitigation actions to ensure the successful execution of the SS that meets the requirement of the project & schedule.

Qualifications:

  • Bachelor's or Master's Degree in Electrical Engineering, Computer Engineering, or a related field with 15+ years of related working experience.

  • Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis

  • Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script

  • Experience in FPGA design and programming is a plus.

  • Experience in RTL validation is a plus.

  • Experience in development of Network on Chip IPs.

  • Experience with the usage of AI with development process for high efficiency development would be a great plus.

  • Ability to work with different teams, good communication and problem-solving skills.

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Get Principal NoC IP Micro-Architect jobs like this

New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.

Email me new jobs
AMD logo

AMD

New

PLL Design Engineer

$157k–$223kRochester, NY
✓ From careers page· 4h ago
AMD logo

AMD

New

Formal Verification Architect

$175k–$250kAustin, TX
✓ From careers page· 4h ago
AMD logo

AMD

New

Staff Silicon Design Engineer

Singapore
✓ From careers page· 4h ago
AMD logo

AMD

New

Senior AI/ML Engineer

Belgrade, Serbia
✓ From careers page· 4h ago

Frequently asked questions

What skills are required for Principal NoC IP Micro-Architect at Altera?

The required skills for Principal NoC IP Micro-Architect at Altera include: SystemVerilog, C, C++, Perl, Python, FPGA, AI, Communication, Problem Solving.

What is the seniority level for Principal NoC IP Micro-Architect at Altera?

Principal NoC IP Micro-Architect at Altera is a Principal level position.

How do I apply for Principal NoC IP Micro-Architect at Altera?

You can view the full description and apply for Principal NoC IP Micro-Architect at Altera on EchoJobs: https://echojobs.io/job/altera-principal-noc-ip-micro-architect-svs6o.