Salary not listedPosted 4d ago
Real job — pulled straight from Alice & Bob’s careers page · Verified September 21, 2026 · No reposts.
Job description
Alice & Bob is hiring a Layout Scale-Up Engineer — a full-time, based in Paris role. Apply directly on Alice & Bob's careers page below.
Layout Scale-Up Engineer
Team: Design & Implementation
Location: Paris
Commitment: CDI
Workplace Type: hybrid
Alice & Bob is developing the first universal, fault-tolerant quantum computer to solve the world’s hardest problems.
The quantum computer we envision building is based on a new kind of superconducting qubit: the Schrödinger cat qubit 🐈⬛. In comparison to other superconducting platforms, cat qubits have the astonishing ability to implement quantum error correction autonomously!
We're a diverse team of 250+ brilliant minds from over 35 countries united by a single goal: to revolutionise computing with a practical fault-tolerant quantum machine. Are you ready to take on unprecedented challenges and contribute to revolutionising technology? Join us, and let's shape the future of quantum computing together!
About the Mission
Alice & Bob's current 48-qubit generation was hand-drawn — the next generations won't be. As we scale toward 1,000-, 10,000-, and eventually million-qubit chips, manual layout stops being an option: it doesn't scale, and it caps how fast we can iterate. This role exists to build the infrastructure — PDK, generators, automated flows — that lets chip complexity grow 10–1,000× while design cycle time stays flat.
About the Role
You'll build the layout infrastructure that makes that scaling possible — PDK, layout compilers, parasitic extraction, hierarchical verification, and mask generation. This is a semiconductor physical-design role applied to superconducting hardware, not a quantum physics one.
Responsibilities
- Build and own the PDK — layer stack, technology file, parametric cells (junctions, CPW, resonators, couplers, pads, airbridges/crossovers) — and their DRC/LVS decks
- Design a tile-based, hierarchical layout methodology: standardized reticle-compatible tiles, programmatic instantiation, and stitching for wafer-scale and multi-chip designs
- Write and maintain layout generators (Python/GDS or vendor EDA scripting) that turn architecture spec + frequency plan into DRC-clean GDSII/OASIS with zero manual drawing
- Own mask generation end-to-end: floorplan → hierarchical layout → DRC/LVS/PEX signoff → wafer map, test structures, PCM placement → mask data prep and tape-out package
- Drive automation targets: >50% automated layout at 400 qubits, >80% at 1,000, >90% at 10,000+
- Keep DRC/LVS/PEX runtime and file size tractable at 10⁶–10⁸ elements via hierarchical, cell-level, and incremental verification
- Evaluate and deploy the EDA toolchain (Cadence/Siemens/Synopsys-class or open-source) and integrate it with EM-simulation handoff
- Serve as physical-implementation signoff at design review gates ahead of mask release
Requirements
- 5+ years in physical design, custom/analog layout, PDK development, or mask data prep in a semiconductor context (CMOS backend, RF/analog, MEMS, or photonics), including at least one production tape-out owned end-to-end
- Track record scaling a layout methodology — replacing hand-drawn layout with generators, PCells, or hierarchical flows on a design that grew substantially in element count
- Hands-on parasitic extraction experience — commercial (Calibre xRC/xACT, Quantus, StarRC) and/or field-solver-based (FastCap/FastHenry, BEM/FEM) — including deck/rule-file development and correlation against EM or measurement
- Strong layout-automation scripting: Python (gdstk/gdsfactory/KLayout API) and/or vendor languages (SKILL, Tcl)
- Fluent in DRC/LVS deck authoring, GDSII/OASIS, reticle and stepper constraints (field size, stitching, alignment marks), and tape-out data prep
- Comfortable turning a frequency plan or floorplan constraint set into geometry
- Experience with superconducting or cryogenic device layout (Nb/Ta/TiN/Al thin films, Josephson junctions, CPW resonators, airbridges) and the loss/crosstalk-driven layout rules that come with it
Nice to Have
Recruitment Process
- Screening Call with Grace, Talent Acquisition Specialist (30 min)
- Hiring Manager Interview with Felix (45 min)
- Technical Interview/Presentation with the Team (120 min)
- Leadership Team Interview (30 min)
- Fit Interview (45 min)
- Reference check
Benefits:
- Our success is your success: own it with our BSPCE plan
- Direct IP Compensation: Earn substantial bonuses for driving the core patents that define our quantum architecture.
- Flexible remote policy, up to 40 % a month
- A Parental plan including additional benefits such as crèche support or additional days-off to take care of under 12 years old children
- Subsidized membership with Urban Sports Club
- Mental health support with moka.care
- 25-day vacation policy (as per French law) + RTT
- Half of transportation cost coverage (as per French law), or yearly allowance for the die-hard bicycle users
- Competitive health coverage, with Alan.
- Meal vouchers with Swile, as well as access to a fully equipped and regularly stocked kitchen
- French language courses covered by the company for those interested
Research shows that women might feel hesitant to apply for this job if they don't match 100% of the job requirements listed. This list is a guide, and we'd love to receive your application even if you think you're only a partial match. We are looking to build teams that innovate, not just tick boxes on a job spec.
You will join of one of the most innovative startups in France at an early stage, to be part of a passionate and friendly team on its mission to build the first universal quantum computer!
We love to share and learn from one another, so you will be certain to innovate, develop new ideas, and have the space to grow.
Get Layout Scale-Up Engineer jobs like this→
New roles from thousands of companies land hourly, straight from their careers pages. Get the freshest matches by email so you never miss one.
Email me new jobsSimilar jobs
Frequently asked questions
What skills are required for Layout Scale-Up Engineer at Alice & Bob?
The required skills for Layout Scale-Up Engineer at Alice & Bob include: Python.
What is the seniority level for Layout Scale-Up Engineer at Alice & Bob?
Layout Scale-Up Engineer at Alice & Bob is a Senior level position.
How do I apply for Layout Scale-Up Engineer at Alice & Bob?
You can view the full description and apply for Layout Scale-Up Engineer at Alice & Bob on EchoJobs: https://echojobs.io/job/alice-bob-layout-scale-up-engineer-wda2n.