Microsoft

Senior Verification Engineer

Bengaluru, India
Azure C++ Python Ruby Perl Assembly
This job is closed! Check out or
Description

Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world.  The Silicon IP Architecture and Verification team is seeking passionate, driven, and intellectually curious silicon verification engineer who can work with cross-discipline teams (systems, firmware, architecture, design, validation, product engineering, ...) to develop environment and test cases to verify SOC designs.  The ideal candidate is also passionate about developing systematic and efficient methods to detect hardware/software vulnerabilities.

 

Our team is involved in numerous projects within Microsoft developing custom silicon for a diverse set of systems ranging from innovative high-performance consumer products like Xbox to Azure cloud servers, clients, and IoT SOCs.

 

  • B.S. or higher in Computer Engineering, Electrical Engineering, or similar.
  • 8+ years of experience in developing test plans, creating simulation environments, developing tests, and debugging for multiple IPs, SoCs or systems.
  • Proficient in System Verilog, C/C++, and scripting languages such as Python, Ruby or Perl.

 

Requirements:

  • Experience in pre-silicon verification of blocks/sub systems and SoCs through full cycle
  • In depth knowledge of verification principles, testbenches, stimulus generation, coverage.
  • Substantial background in creating SV/UVM Test Benches, developing tests, debugging designs and closing coverage.
  • Solid understanding of chip and/or computer architecture
  • Experience writing tests in C/C++, System Verilog and UVM
  • Scripting language such as Python, Ruby, or Perl
  • Excellent communication skills
  • Energetic and self-motivated

 

Prior experience in the following would also be valuable:

  • Experience with PCIe/MIPI subsystems
  • Experience with the use of formal verification methods
  • Experience in RTL design for FPGA or emulation
  • Experience in Assembly, start-up code and linker scripts.
  • Experience in developing makefiles for software development.

 #SCHIEINDIA

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.

 

Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.

The role will be responsible for creation of verification environments and tests, pre-silicon verification at the block, sub-system, and SoC levels – functional, stress, performance and application-level use cases, and SoC level Coverage

There are more than 50,000 engineering jobs:

Subscribe to membership and unlock all jobs

Engineering Jobs

50,000+ jobs from 4,500+ well-funded companies

Updated Daily

New jobs are added every day as companies post them

Refined Search

Use filters like skill, location, etc to narrow results

Become a member

🥳🥳🥳 257 happy customers and counting...

Overall, over 80% of customers chose to renew their subscriptions after the initial sign-up.

Cancel anytime / Money-back guarantee

Wall of love from fellow engineers