Principal ASIC Design/Verification Engineer

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Marvell''s Compute and Custom Solutions (CCS) BU is looking for an experienced ASIC design/verification engineer to join our growing team developing ASIC products for internal and external data center, wireless, and automotive customers. As a senior memory of our team, you will be directly responsible for the design and/or verification of IP, subsystems, Chiplets and/or SOCs. You must have strong development and debug skills, demonstrate strong teamwork and communication skills, and be able to effectively collaborate with cross-functional teams to achieve project goals. Attention to quality and delivering on time are critical assets. If you are interested in a new challenge, consider applying to applying to join our growing team.

What You Can Expect

• Work with Marvell engineers on the design or verification of an IP, subsystem, or SOC
• Interact with internal and external customers
• Write clear and concise technical specifications to document the behaviour of a design block or subsystem, or write appropriate test plans
• Design RTL code in verilog and/or verification environments and test cases in UVM
• Assist with RTL lint, block level assertions, code coverage closure, CDC, synthesis and timing closure.
• Able to debug complex design issues using best practices
• Help to write scripts as required
• Write functional coverage items as required to verify a block or subsystem
• Help monitor regressions and triage failures
• Collaborate with cross-functional teams consisting of architects, designers, verification, physical design, and software/firmware engineers.
• Strong customer focus with demonstrated attention to quality

What We're Looking For

• Knowledge of semiconductor ASIC design/verification methodologies and flows
• Extensive knowledge of Verilog/System Verilog/UVM
• Strong programming skills including object-oriented programming
• Knowledge of Ethernet and datapath cryptographic algorithms is an asset
• Very good analysis, problem-solving, and critical thinking skills
• Must have effective interpersonal, teamwork, and communication skills
• Willing to work in ASIC design, or verification roles.
• BS/MS degree in EE/CE or related technical field(s) is required
• 10+ years of relevant experience

#LI-TD1

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.