At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
- 4+ years of Design Verification experience with SV/UVM
- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
- Design Verification experience verifying complex designs and leading projects from concept to verification closure.
- Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage
We’re doing work that matters. Help us solve what others can’t.
0 applies
1 views
Jobs from our Partners
Senior Site Reliability Engineer - CTJ - Poly
Sr. Data Engineer
Full Stack .Net Developer
Sr. Active Directory/Group Policy System Engineer
DevOps Engineer
Other Jobs from Cadence Design Systems
Build Systems Engineer
Lead Software Engineer
Sr. Principal Software Engineer
Lead Software Engineer
Sr. Place and Route Principal Application Engineer
Product Engineer II
There are more than 50,000 engineering jobs:
Subscribe to membership and unlock all jobs
Engineering Jobs
50,000+ jobs from 4,500+ well-funded companies
Updated Daily
New jobs are added every day as companies post them
Refined Search
Use filters like skill, location, etc to narrow results
Become a member
🥳🥳🥳 250 happy customers and counting...
Overall, over 80% of customers chose to renew their subscriptions after the initial sign-up.
Cancel anytime / Money-back guarantee