At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
- 4+ years of Design Verification experience with SV/UVM
- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
- Design Verification experience verifying complex designs and leading projects from concept to verification closure.
- Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage
We’re doing work that matters. Help us solve what others can’t.
0 applies
2 views
Jobs from our Partners
Senior Solution Architect - Data and Analytics
Senior System Integration and Test Engineer
Critical Infrastructure Engineer
Critical Infrastructure Engineer
IDT Software Engineer - Huntsville
Other Jobs from Cadence Design Systems
IT -Sr Systems Engineer
WFO Operations Data Analytics Engineer
Principal Project manager
Software Engineer II
Principal Software Engineer
Principal Application Engineer
There are more than 50,000 engineering jobs:
Subscribe to membership and unlock all jobs
Engineering Jobs
50,000+ jobs from 4,500+ well-funded companies
Updated Daily
New jobs are added every day as companies post them
Refined Search
Use filters like skill, location, etc to narrow results
Become a member
🥳🥳🥳 264 happy customers and counting...
Overall, over 80% of customers chose to renew their subscriptions after the initial sign-up.
Cancel anytime / Money-back guarantee